The out-of-thin-air problem and a promising solution

Ori Lahav    Viktor Vafeiadis

31 August 2017
What is the right semantics for a concurrent programming language?
Programming language concurrency semantics

WMM desiderata:
1. Mathematically sane (e.g., monotone)
2. Not too strong (good for hardware)
3. Not too weak (allows reasoning)
4. Admits optimizations (good for compilers)
5. No undefined behavior

Platforms:
- x86
- Power
- ARM

Compilers:
- GCC
- LLVM

Computer Infrastructure
Programming language concurrency semantics

WMM desiderata

1. Mathematically sane (e.g., monotone)
2. Not too strong (good for hardware)
3. Not too weak (allows reasoning)
4. Admits optimizations (good for compilers)
5. No undefined behavior
The *out-of-thin-air* problem in C11

- Initially, $x = y = 0$.
- All accesses are “relaxed”.

Load-buffering

\[
\begin{align*}
a & := x; \quad \text{// 1} \\
y & := 1; \\
\end{align*}
\]

\[
\begin{align*}
x & := y;
\end{align*}
\]

This behavior must be allowed:

Power/ARM allow it
The *out-of-thin-air* problem in C11

- Initially, $x = y = 0$.
- All accesses are "relaxed".

This behavior must be allowed: Power/ARM allow it.
The *out-of-thin-air* problem in C11

Load-buffering + data dependency

```
a := x;  // 1
y := a;
\|   x := y;
```

The behavior should be forbidden:

**Values appear out-of-thin-air!**
The *out-of-thin-air* problem in C11

Load-buffering + data dependency

\[
\begin{align*}
a & := x; \quad // 1 \\
y & := a;
\end{align*}
\]

The behavior should be forbidden:

**Values appear out-of-thin-air!**

Load-buffering + control dependencies

\[
\begin{align*}
a & := x; \\
y & := a; \\
x & := y;
\end{align*}
\]

The behavior should be forbidden:

**DRF guarantee is broken!**

\[
[x = y = 0]
\]

\[
\begin{align*}
R_{rlx} x, 1 \\
W_{rlx} x, 1 \\
R_{rlx} y, 1 \\
W_{rlx} y, 1
\end{align*}
\]

Same execution as before!

C11 allows these behaviors
The *out-of-thin-air* problem in C11

**Load-buffering + data dependency**

\[
\begin{align*}
a & := x; \quad // 1 \\
y & := a;
\end{align*}
\]

The behavior should be forbidden: **Values appear out-of-thin-air!**

**Load-buffering + control dependencies**

\[
\begin{align*}
a & := x; \quad // 1 \\
\text{if } (a = 1) & \quad \text{if } (y = 1) \\
y & := 1 & \quad x & := 1
\end{align*}
\]

The behavior should be forbidden: **DRF guarantee is broken!**
The hardware solution

Keep track of syntactic dependencies, and forbid "dependency cycles".

Load-buffering + data dependency

\[ a := x; \quad \text{∥ 1} \quad \text{∥} \quad x := y; \]

Load-buffering + fake dependency

\[ a := x; \quad \text{∥ 1} \quad y := a; \quad x := y; \quad [x = y = 0] \]

\[ R_{rlx}x, 1 \quad R_{rlx}y, 1 \]

\[ W_{rlx}y, 1 \quad W_{rlx}x, 1 \]

dependency
The hardware solution

Keep track of syntactic dependencies, and forbid “dependency cycles”.

Load-buffering + data dependency

\[
\begin{align*}
a &:= x; \quad // 1 \\
y &:= a;
\end{align*}
\]

Load-buffering + fake dependency

\[
\begin{align*}
a &:= x; \quad // 1 \\
y &:= a + 1 - a;
\end{align*}
\]

\[\begin{align*}
[x = y = 0] \\
R_{rlx}x, 1 & \quad \quad R_{rlx}y, 1 \\
W_{rlx}y, 1 & \quad \quad W_{rlx}x, 1
\end{align*}\]

This approach is not suitable for a programming language: Compilers do not preserve syntactic dependencies.
We will now describe a model that satisfies all these goals, and covers nearly all features of C11.

Key idea: Start with an operational interleaving semantics, but allow threads to promise to write in the future.
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[
\begin{align*}
x &= y = 0 \\
x &:= 1; \quad y := 1; \\
a &:= y; \quad // 0 \quad b := x; \quad // 0
\end{align*}
\]
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[
x = y = 0
\]

\[
\begin{align*}
x & := 1; \\
a & := y; \quad \text{// 0}
\end{align*}
\]

\[
\begin{align*}
y & := 1; \\
b & := x; \quad \text{// 0}
\end{align*}
\]

Memory

\[
\begin{array}{c}
\langle x : 0@0 \rangle \\
\langle y : 0@0 \rangle
\end{array}
\]

\[
\begin{array}{c|c}
T_1’s \text{ view} & \\
x & 0 \\
y & 0
\end{array}
\]

\[
T_2’s \text{ view}
\]

\[
\begin{array}{c|c}
& \\
x & 0 \\
y & 0
\end{array}
\]

- Global memory is a pool of messages of the form

\[
\langle \text{location : value @ timestamp} \rangle
\]

- Each thread maintains a \textit{thread-local view} recording the last observed timestamp for every location
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[ x = y = 0 \]
\[ x := 1; \]
\[ y := 1; \]
\[ a := y; \quad \text{// 0} \]
\[ b := x; \quad \text{// 0} \]

Memory

\[
\langle x : 0@0 \rangle \\
\langle y : 0@0 \rangle \\
\langle x : 1@1 \rangle \\
\]

\[ T_1 \text{’s view} \]

\[
\begin{array}{cc}
0 & 0 \\
\hline
1 & 0 \\
\end{array}
\]

\[ T_2 \text{’s view} \]

\[
\begin{array}{cc}
0 & 0 \\
\hline
0 & 0 \\
\end{array}
\]

 deix Global memory is a pool of messages of the form

\[
\langle \text{location} : \text{value} \rangle \text{ @ timestamp} \n\]

 deix Each thread maintains a thread-local view recording the last observed timestamp for every location
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[ x = y = 0 \]
\[ x := 1; \quad y := 1; \]
\[ \triangleright a := y; \quad \triangleright b := x; \]

Memory

\[ x \quad y \]
\[ \langle x : 0@0 \rangle \]
\[ \langle y : 0@0 \rangle \]
\[ \langle x : 1@1 \rangle \]
\[ \langle y : 1@1 \rangle \]

\[ T_1 \text{’s view} \]
\[ T_2 \text{’s view} \]

Global memory is a pool of messages of the form

\[ \langle \text{location} : \text{value} \circledast \text{timestamp} \rangle \]

Each thread maintains a thread-local view recording the last observed timestamp for every location
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[
\begin{align*}
  x &= y = 0 \\
  x &:= 1; \\
  a &:= y; \quad // 0 \\
  b &:= x; \quad // 0
\end{align*}
\]

Memory

\[
\begin{array}{c}
T_1 \text{’s view} \\
\langle x: 0@0 \rangle \\
\langle y: 0@0 \rangle \\
\langle x: 1@1 \rangle \\
\langle y: 1@1 \rangle
\end{array}
\]

\[
\begin{array}{c}
T_2 \text{’s view} \\
\langle x: 0@0 \rangle \\
\langle y: 0@0 \rangle \\
\langle x: 1@1 \rangle \\
\langle y: 1@1 \rangle
\end{array}
\]

- Global memory is a pool of messages of the form

\[
\langle \text{location : value @ timestamp} \rangle
\]

- Each thread maintains a thread-local view recording the last observed timestamp for every location
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[ x = y = 0 \]
\[ x := 1; \quad y := 1; \]
\[ a := y; \quad // 0 \]
\[ b := x; \quad // 0 \]

Memory

\[ \langle x : 0@0 \rangle \]
\[ \langle y : 0@0 \rangle \]
\[ \langle x : 1@1 \rangle \]
\[ \langle y : 1@1 \rangle \]

\[ T_1 \text{'s view} \]
\[ \begin{array}{ll}
  x & y \\
  0 & 0 \\
  1 & \times
\end{array} \]

\[ T_2 \text{'s view} \]
\[ \begin{array}{ll}
  x & y \\
  0 & \times \\
  \times & 1
\end{array} \]

- Global memory is a pool of messages of the form
  \[ \langle \text{location} : \text{value} @ \text{timestamp} \rangle \]

- Each thread maintains a thread-local view recording the last observed timestamp for every location
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[
\begin{align*}
  x &= y = 0 \\
  x &:= 1; \\
  a &:= y; \quad \text{// 0} \\
  y &:= 1; \\
  b &:= x; \quad \text{// 0}
\end{align*}
\]

Memory

<table>
<thead>
<tr>
<th></th>
<th>(x:0@0)</th>
<th>(y:0@0)</th>
<th>(x:1@1)</th>
<th>(y:1@1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_1)'s view</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>(T_2)'s view</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Coherence test

\[
\begin{align*}
  x &= 0 \\
  x &:= 1; \\
  a &:= x; \quad \text{// 2} \\
  x &:= 2; \\
  b &:= x; \quad \text{// 1}
\end{align*}
\]
Simple operational semantics for C11’s relaxed accesses

Store buffering

\[
\begin{align*}
x &= y = 0 \\
x &:= 1; \\
a &:= y; \quad // 0 \\
y &:= 1; \\
b &:= x; \quad // 0
\end{align*}
\]

Memory

\[
\begin{array}{c|c}
T_1's view & x & y \\
\hline
\langle x: 0@0 \rangle & \times & 0 \\
\langle y: 0@0 \rangle & 1 \\
\langle x: 1@1 \rangle & 1 \\
\langle y: 1@1 \rangle & \times
\end{array}
\]

T_2's view

\[
\begin{array}{c|c}
T_2's view & x & y \\
\hline
\langle x: 0@0 \rangle & 0 & \times \\
\langle y: 1@1 \rangle & 1
\end{array}
\]

Coherence test

\[
\begin{align*}
x &= 0 \\
x &:= 1; \\
a &:= x; \quad // 2
\end{align*}
\]

\[
\begin{align*}
x &:= 2; \\
b &:= x; \quad // 1
\end{align*}
\]

Memory

\[
\begin{array}{c|c}
T_1's view & x \\
\hline
\langle x: 0@0 \rangle & 0
\end{array}
\]

T_2's view

\[
\begin{array}{c|c}
T_2's view & x \\
\hline
\langle x: 0@0 \rangle & 0
\end{array}
\]
Simple operational semantics for C11’s relaxed accesses

**Store buffering**

\[ x = y = 0 \]

\[ x := 1; \quad y := 1; \]

\[ a := y; \quad \text{// 0} \quad b := x; \quad \text{// 0} \]

**Memory**

\[ T_1's \ view \]

\[ T_2's \ view \]

**Coherence test**

\[ x = 0 \]

\[ x := 1; \quad x := 2; \]

\[ a := x; \quad \text{// 2} \quad b := x; \quad \text{// 1} \]

**Memory**

\[ T_1's \ view \]

\[ T_2's \ view \]
Simple operational semantics for C11’s relaxed accesses

**Store buffering**

\[
\begin{align*}
x &= y = 0 \\
x &:= 1; \\
a &:= y; & // 0 \\
b &:= x; & // 0
\end{align*}
\]

**Memory**

\[
\begin{array}{c|c}
T_1's \ view & x & y \\
\hline
\langle x : 0@0 \rangle & 0 & 0 \\
\langle y : 0@0 \rangle & 1 & 1 \\
\langle x : 1@1 \rangle & & 1 \\
\langle y : 1@1 \rangle & & 1 \\
\end{array}
\]

**T_1's view**

\[
\begin{array}{c|c}
T_2's \ view & x & y \\
\hline
\langle x : 0@0 \rangle & 0 & 0 \\
\langle y : 0@0 \rangle & 0 & 0 \\
\langle x : 1@1 \rangle & 1 & 1 \\
\langle y : 1@1 \rangle & 1 & 1 \\
\end{array}
\]

**Coherence test**

\[
\begin{align*}
x &= 0 \\
x &:= 1; \\
a &:= x; & // 2 \\
x &:= 2; \\
b &:= x; & // 1
\end{align*}
\]

**Memory**

\[
\begin{array}{c|c}
T_1's \ view & x \\
\hline
\langle x : 0@0 \rangle & 0 \\
\langle x : 1@1 \rangle & 1 \\
\langle x : 2@2 \rangle & 1 \\
\end{array}
\]

**T_2's view**

\[
\begin{array}{c|c}
T_2's \ view & x \\
\hline
\langle x : 0@0 \rangle & 0 \\
\langle x : 1@1 \rangle & 1 \\
\langle x : 2@2 \rangle & 2 \\
\end{array}
\]
Store buffering

\[ x = y = 0 \]
\[ x := 1; \]
\[ a := y; \quad // 0 \]
\[ y := 1; \]
\[ b := x; \quad // 0 \]

Memory

\[ \langle x : 0@0 \rangle \quad \langle y : 0@0 \rangle \quad \langle x : 1@1 \rangle \quad \langle y : 1@1 \rangle \]

\[ T_1 \text{'s view} \]
\[ x \quad y \]
\[ 0 \quad 0 \]
\[ 1 \]

\[ T_2 \text{'s view} \]
\[ x \quad y \]
\[ 0 \quad x \]
\[ 1 \]

Coherence test

\[ x = 0 \]
\[ x := 1; \]
\[ a := x; \quad // 2 \]
\[ x := 2; \]
\[ b := x; \quad // 1 \]

Memory

\[ \langle x : 0@0 \rangle \quad \langle x : 1@1 \rangle \quad \langle x : 2@2 \rangle \]

\[ T_1 \text{'s view} \]
\[ x \]
\[ 0 \]
\[ 2 \]

\[ T_2 \text{'s view} \]
\[ x \]
\[ 2 \]
Simple operational semantics for C11’s relaxed accesses

**Store buffering**

\[ x = y = 0 \]
\[ x := 1; \]
\[ a := y; \quad /\quad /\ 0 \]
\[ b := x; \quad /\quad /\ 0 \]

**Memory**

\[ T_1’s \ view \]
\[ x \quad y \]
\[ \langle x : 0\@0 \rangle \]
\[ \langle y : 0\@0 \rangle \]
\[ \langle x : 1\@1 \rangle \]
\[ \langle y : 1\@1 \rangle \]

\[ T_2’s \ view \]
\[ x \quad y \]
\[ 0 \quad \times \]
\[ \times \quad 1 \]

**Coherence test**

\[ x = 0 \]
\[ x := 1; \]
\[ a := x; \quad /\quad /\ 2 \]
\[ b := x; \quad /\quad /\ 1 \]

**Memory**

\[ T_1’s \ view \]
\[ x \]
\[ \langle x : 0\@0 \rangle \]
\[ \langle x : 1\@1 \rangle \]
\[ \langle x : 2\@2 \rangle \]

\[ T_2’s \ view \]
\[ x \]
\[ \times \]
\[ \times \]
\[ 2 \]
Promises

To model load-store reordering, we allow “promises”.

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
To model load-store reordering, we allow “promises”.

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
To model load-store reordering, we allow “promises”.

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
To model load-store reordering, we allow “promises”.

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
To model load-store reordering, we allow "promises".

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
To model load-store reordering, we allow "promises".

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
To model load-store reordering, we allow “promises”.

At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.
Promises

Load-buffering

\[
\begin{align*}
x &= y = 0 \\
a &:= x; \quad // 1 \\
y &:= 1; \\
\end{align*}
\]

\[
\begin{align*}
x &:= y; \\
\end{align*}
\]

Memory

\[
\begin{array}{ccc}
T_1's\ view & x & y \\
\{x : 0@0\} & 0 & 0 \\
\{y : 1@1\} & 1 & 1 \\
\end{array}
\]

\[
\begin{array}{ccc}
T_2's\ view & x & y \\
\{x : 1@1\} & 1 & 1 \\
\end{array}
\]

Load-buffering + dependency

\[
\begin{align*}
a &:= x; \quad // 1 \\
y &:= a; \\
\end{align*}
\]

\[
\begin{align*}
x &:= y; \\
\end{align*}
\]

Must not admit the same execution!
Promises

Load-buffering

\[ x = y = 0 \]
\[ a := x; \quad // 1 \]
\[ y := 1; \quad \quad \quad \quad \quad \quad \quad \quad x := y; \]

Load-buffering + dependency

\[ a := x; \quad // 1 \]
\[ y := a; \quad \quad \quad \quad x := y; \]

Key Idea

A thread can only promise if it can perform the write anyway (even without having made the promise)
Certified promises

Thread-local certification

A thread can promise to write a message, if it can thread-locally certify that its promise will be fulfilled.
Certified promises

Thread-local certification
A thread can promise to write a message, if it can thread-locally certify that its promise will be fulfilled.

Load-buffering

\[
\begin{align*}
a &:= x; \quad // 1 \\
y &:= 1; \\
\end{align*}
\]

\[
\begin{align*}
x &:= y; \\
\end{align*}
\]

\(T_1\) may promise \(y = 1\), since it is able to write \(y = 1\) by itself.

Load buff. + fake dependency

\[
\begin{align*}
a &:= x; \quad // 1 \\
y &:= a + 1 - a; \\
\end{align*}
\]

\[
\begin{align*}
x &:= y; \\
\end{align*}
\]

\(T_1\) may NOT promise \(y = 1\), since it is not able to write \(y = 1\) by itself.
Quick quiz #1

Is this behavior possible?

\[
a := x; \quad // 1 \\
x := 1;
\]
Quick quiz #1

Is this behavior possible?

```
a := x;    // 1
x := 1;
```

**No.**
Suppose the thread promises \( x = 1 \). Then, once \( a := x \) reads 1, the thread view is increased and so the promise cannot be fulfilled.
Quick quiz #2

Is this behavior possible?

\[
a := x; \quad \text{// 1}
\]
\[
x := 1;
\]
\[
y := x;
\]
\[
x := y;
\]
Quick quiz #2

Is this behavior possible?

\[
\begin{align*}
  a &:= x; \quad // 1 \\
  x &:= 1; \quad \quad y := x; \quad \quad x := y;
\end{align*}
\]

Yes. And the ARM-Flowing model allows it!
Quick quiz #2

Is this behavior possible?

\[
a := x; \quad \text{// 1}
\]
\[
x := 1;
\]
\[
y := x;
\]
\[
x := y;
\]

Yes. And the ARM-Flowing model allows it!

This behavior can be also explained by sequentialization:

\[
a := x; \quad \text{// 1}
\]
\[
x := 1;
\]
\[
y := x;
\]
\[
x := y;
\]
\[
a := x; \quad \text{// 1}
\]
\[
x := 1;
\]
\[
y := x;
\]
\[
x := y;
\]
Quick quiz #2

But, note that sequentialization is generally unsound in our model:

\[
\begin{align*}
a &:= x; \quad // 1 \\
&\textbf{if } a = 0 \textbf{ then} \\
&\quad x := 1; \\
y &:= x; \quad x := y; \quad \sim \\
&\textbf{if } a = 0 \textbf{ then} \\
&\quad x := 1; \\
y &:= x; \quad x := y;
\end{align*}
\]
The full model

- Atomic updates (e.g., CAS, fetch-and-add)
- Release/acquire fences and accesses
- Release sequences
- SC fences (no SC accesses)
- Plain accesses (C11’s non-atomics & Java’s normal accesses)

To achieve all of this we enrich our timestamps, messages, and thread views.
### Message-passing

- $x = y = 0$
- $x := 1$
- $y := \text{rel} 1$
- $a := y_{acq};$ \hspace{1em} // 1
- $b := x;$ \hspace{1em} // 1
Release/acquire accesses

Message-passing

\[
x = y = 0
\]
\[
\begin{align*}
\uparrow x & := 1; \\
y & := \text{rel} \ 1;
\end{align*}
\quad \left| \quad \begin{align*}
\uparrow a & := y_{\text{acq}}; \quad \text{\#1} \\
b & := x; \quad \text{\#1}
\end{align*}
\]

Memory
\[
\langle x : 0 @ 0 \rangle \\
\langle y : 0 @ 0 \rangle
\]

\[
T_1 \text{'s view} \\
\begin{array}{cc}
x & y \\ 0 & 0 \\
\end{array}
\]

\[
T_2 \text{'s view} \\
\begin{array}{cc}
x & y \\ 0 & 0 \\
\end{array}
\]
Release/acquire accesses

Message-passing

\[ x = y = 0 \]
\[ x := 1; \]
\[ \triangleright y :=_{\text{rel}} 1; \]
\[ \triangleright a := y_{\text{acq}}; \quad / / 1 \]
\[ b := x; \quad / / 1 \]

Memory

\[ \langle x : 0@0 \rangle \]
\[ \langle y : 0@0 \rangle \]
\[ \langle x : 1@1 \rangle \]

\[ \begin{array}{cc}
T_1\text{'s view} \\
\hline
x & y \\
\hline
\text{x} & 0 \\
\text{1} & 0
\end{array} \]

\[ \begin{array}{cc}
T_2\text{'s view} \\
\hline
x & y \\
\text{0} & 0
\end{array} \]
Release/acquire accesses

Message-passing

\[ x = y = 0 \]

\[ x := 1; \]
\[ y := \text{rel} \ 1; \]

\[ a := y_{\text{acq}}; \quad \leftarrow 1 \]
\[ b := x; \quad \leftarrow 1 \]

Memory

\[ \langle x : 0 @ 0 \rangle \]
\[ \langle y : 0 @ 0 \rangle \]
\[ \langle x : 1 @ 1 \rangle \]
\[ \langle y : 1 @ 1 \quad x @ 1 \rangle \]

\[ T_1 \text{’s view} \]
\[ \begin{array}{cc}
  x & y \\
  \text{x} & \text{x} \\
  1 & 1 \\
\end{array} \]

\[ T_2 \text{’s view} \]
\[ \begin{array}{cc}
  x & y \\
  0 & 0 \\
\end{array} \]
Release/acquire accesses

Message-passing

\[ x = y = 0 \]

\[
\begin{align*}
x &:= 1; \\
y &:= \text{rel } 1;
\end{align*}
\]

\[
\begin{align*}
a &:= y_{\text{acq}}; & \quad \text{// 1} \\
b &:= x; & \quad \text{// 1}
\end{align*}
\]

Memory

\[
\begin{array}{c}
\langle x : 0@0 \rangle \\
\langle y : 0@0 \rangle \\
\langle x : 1@1 \rangle \\
\langle y : 1@1 \quad x@1 \rangle
\end{array}
\]

\(T_1\)'s view

\[
\begin{array}{cc}
x & y \\
\hline
\times & \times \\
1 & 1
\end{array}
\]

\(T_2\)'s view

\[
\begin{array}{cc}
x & y \\
\hline
\times & \times \\
1 & 1
\end{array}
\]
Release/acquire accesses

Message-passing

\[ x = y = 0 \]

\[ x := 1; \]
\[ y :=_{\text{rel}} 1; \]

\[ a := y_{\text{acq}}; \quad // 1 \]
\[ b := x; \quad // 1 \]

Memory

\[ \langle x : 0 @ 0 \rangle \]
\[ \langle y : 0 @ 0 \rangle \]
\[ \langle x : 1 @ 1 \rangle \]
\[ \langle y : 1 @ 1 \quad x @ 1 \rangle \]

\[ T_1 \text{'s view} \]

\[ \begin{array}{cc}
  x & y \\
  \times & \times \\
  1 & 1 \\
\end{array} \]

\[ T_2 \text{'s view} \]

\[ \begin{array}{cc}
  x & y \\
  \times & \times \\
  1 & 1 \\
\end{array} \]
Certification is needed at every step

Key lemma for DRF

Races only on RA under promise-free semantics
\[ \Rightarrow \text{only promise-free behaviors} \]

\[ w \overset{\text{rel}}{=} 1; \quad \begin{align*}
\text{if } w_{\text{acq}} &= 1 \text{ then } \\
&\quad z := 1; \\
\text{else } \\
&\quad y := \overset{\text{rel}}{1}; \\
&\quad a := x; \quad \text{\textbf{// 1}} \\
\text{if } a &= 1 \text{ then } \\
&\quad z := 1; \\
\end{align*} \]

\[ \text{if } y_{\text{acq}} = 1 \text{ then } \\
\text{if } z = 1 \text{ then } \\
&\quad x := 1; \]
Invariant-based program logic

**Theorem (Invariant-Based Program Logic)**

Fix a global invariant $J$. Hoare logic where all assertions are of the form $P \land J$, where $P$ mentions only local variables, is sound.

- Useful for proving absence of OOTA.

**Load-buffering + data dependency**

\[
\begin{align*}
\text{x} &= \text{y} = 0 \\
\{J\} &\quad \text{a} := \text{x}; \\
\{J \land (a = 0)\} &\quad \{J\} \\
\text{y} := \text{a}; &\quad \{J\} \\
\{J\} &\quad \{J\} \\
\text{x} := \text{y}; &\quad J \triangleq (x = 0) \land (y = 0) \\
\end{align*}
\]