

# An introduction to weak memory consistency and the out-of-thin-air problem


Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

CONCUR, 7 September 2017


## Sequential consistency (SC)

- ▶ The standard simplistic concurrency model.
- ▶ Threads access shared memory in an interleaved fashion.



## Sequential consistency (SC)

- ▶ The standard simplistic concurrency model.
- ▶ Threads access shared memory in an interleaved fashion.



## But...

- ▶ No multicore processor implements SC.
- ▶ Compiler optimizations invalidate SC.
- ▶ In most cases, SC is not really necessary.

## Store buffering (SB)



Initially,  $x = y = 0$

$x := 1;$      $y := 1;$   
 $a := y \ //0$      $b := x \ //0$

## Load buffering (LB)

Initially,  $x = y = 0$

$a := y; \ //1$      $b := x; \ //1$   
 $x := 1$      $y := 1$



## Weak consistency in “real life”

- ▶ Messages may be delayed.


$$\begin{array}{l} \text{MsgX} := 1; \\ a := \text{MsgY}; \quad //0 \end{array} \parallel \parallel \begin{array}{l} \text{MsgY} := 1; \\ b := \text{MsgX}; \quad //0 \end{array}$$


- ▶ Messages may be sent/received out of order.



$$\begin{array}{l} \text{Email} := 1; \\ \text{Sms} := 1; \end{array} \parallel \parallel \begin{array}{l} a := \text{Sms}; \quad //1 \\ b := \text{Email}; \quad //0 \end{array}$$


## Independent reads of independent writes (IRIW)

Initially,  $x = y = 0$

$$x := 1 \quad \left\| \begin{array}{l} a := x; \quad //1 \\ \text{lwsync}; \\ b := y \quad //0 \end{array} \right\| \left\| \begin{array}{l} c := y; \quad //1 \\ \text{lwsync}; \\ d := x \quad //0 \end{array} \right\| \quad y := 1$$

- ▶ Thread II and III can observe the  $x := 1$  and  $y := 1$  writes happen in different orders.
- ▶ Because of the `lwsync` fences, no reorderings are possible!



**Weak consistency is not a threat, but an opportunity.**

- ▶ Can lead to more scalable concurrent algorithms.
- ▶ Several open research problems.
  - ▶ What is a good memory model?


**Reasoning under WMC is often easier than under SC.**


- ▶ Avoid thinking about thread interleavings.
- ▶ Many/most concurrent algorithms do not need SC!
- ▶ Positive *vs* negative knowledge.

What is the **right semantics** for  
a **concurrent** programming language?



# Programming language concurrency semantics





## WMM desiderata

1. Mathematically sane  
(e.g., monotone)
2. Not too strong  
(good for hardware)
3. Not too weak  
(allows reasoning)
4. Admits optimizations  
(good for compilers)
5. *No undefined behavior*

## Quiz. Should these transformations be allowed?

### 1. CSE over acquiring a lock:



<code>a = x;</code>		<code>a = x;</code>
<code>lock();</code>	$\rightsquigarrow$	<code>lock();</code>
<code>b = x;</code>		<code>b = a;</code>

### 2. Load hoisting:

<code>if (c)</code>		<code>t = x;</code>
<code>  a = x;</code>	$\rightsquigarrow$	<code>a = c ? t : a;</code>

[`x` is a global variable; `a`, `b`, `c` are local; `t` is a fresh temporary.]

Consider the transformation sequence:

if (c)		$t = x;$		$t = x;$
$a = x;$	hoist 	$a = c ? t : a;$	CSE 	$a = c ? t : a;$
lock();		lock();		lock();
$b = x;$		$b = x;$		$b = t;$

When  $c$  is false,  $x$  is moved out of the critical region!

So we have to forbid one transformation.

- ▶ C11 forbids load hoisting, allows CSE over lock().
- ▶ LLVM allows load hoisting, forbids CSE over lock().

## The *out-of-thin-air* problem in C11

- ▶ Initially,  $x = y = 0$ .
- ▶ All accesses are “relaxed”.

### Load-buffering

```
a := x; //1 ||| b := y;  
y := 1; ||| x := b;
```

This behavior must be allowed:

Power/ARM allow it

## The *out-of-thin-air* problem in C11


- ▶ Initially,  $x = y = 0$ .
- ▶ All accesses are “relaxed”.

### Load-buffering

```
a := x; //1 || b := y;  
y := 1;    || x := b;
```

This behavior must be allowed:

Power/ARM allow it



## The *out-of-thin-air* problem in C11

Load-buffering + data dependency

```
a := x; //1 || b := y;  
y := a; || x := b
```

The behavior should be forbidden:


**Values appear out-of-thin-air!**

## The *out-of-thin-air* problem in C11

Load-buffering + data dependency

```
a := x; //1 || b := y;  
y := a; || x := b
```

The behavior should be forbidden:  
**Values appear out-of-thin-air!**



Same execution as before!  
C11 allows these behaviors



## The *out-of-thin-air* problem in C11

Load-buffering + data dependency


```
a := x; //1 || b := y;  
y := a; || x := b
```

The behavior should be forbidden:  
**Values appear out-of-thin-air!**

Load-buffering + control dependencies

```
a := x; //1 || b := y; //1  
if a = 1 then || if b = 1 then  
  y := 1 || x := 1
```

The behavior should be forbidden:  
**DRF guarantee is broken!**




Same execution as before!  
C11 allows these behaviors

## The hardware solution

Keep track of syntactic dependencies,  
and forbid “dependency cycles”.

Load-buffering + data dependency

$a := x;$	$//1$		$b := y;$	$//1$
$y := a;$			$x := b;$	



## The hardware solution


Keep track of syntactic dependencies, and forbid “dependency cycles”.

### Load-buffering + data dependency

$a := x; \quad //1$		$b := y; \quad //1$
$y := a;$		$x := b;$

### Load-buffering + fake dependency

$a := x; \quad //1$		$b := y; \quad //1$
$y := a + 1 - a;$		$x := b;$



This approach is not suitable for a programming language:  
**Compilers do not preserve syntactic dependencies.**

## A “promising” semantics for relaxed-memory concurrency

We will now describe a model that satisfies all these goals, and covers nearly all features of C11.

- ▶ DRF guarantees
- ▶ No “out-of-thin-air” values
- ▶ Avoid “undefined behavior”
- ▶ Efficient implementation on modern hardware
- ▶ Compiler optimizations

**Key idea:** Start with an operational interleaving semantics, but allow threads to **promise** to write in the future

## Store buffering

	$x = y = 0$	
$x := 1;$		$y := 1;$
$a := y; //0$		$b := x; //0$

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
┆ x := 1;      ┆ y := 1;
┆ a := y; //0  ┆ b := x; //0
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
```

## $T_1$ 's view

x	y
0	0

## $T_2$ 's view

x	y
0	0

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
x := 1;      |      y := 1;
▶ a := y; //0 |      b := x; //0
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	0

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
x := 1;      y := 1;
▶ a := y; //0  ▶ b := x; //0
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>1</del>
	1

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location



# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
x := 1;      |      y := 1;
a := y; //0  |      ▶ b := x; //0
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>1</del>
	1

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0  
x := 1;      y := 1;  
a := y; //0  b := x; //0
```

## Memory

```
⟨x : 0@0⟩  
⟨y : 0@0⟩  
⟨x : 1@1⟩  
⟨y : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>1</del>
	1

- ▶ Global memory is a pool of messages of the form

$\langle location : value @ timestamp \rangle$

- ▶ Each thread maintains a *thread-local view* recording the last observed timestamp for every location

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
      x = y = 0
x := 1;  ||  y := 1;
a := y; //0 || b := x; //0
```

## Memory

```
⟨x: 0@0⟩
⟨y: 0@0⟩
⟨x: 1@1⟩
⟨y: 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>0</del>
	1

## Coherence test

```
      x = 0
x := 1;  ||  x := 2;
a := x; //2 || b := x; //1
```

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
x := 1;      |      y := 1;
a := y; //0  |      b := x; //0
```

## Memory

```
⟨x: 0@0⟩
⟨y: 0@0⟩
⟨x: 1@1⟩
⟨y: 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>0</del>
	1

## Coherence test

```
x = 0
▶ x := 1;      |      ▶ x := 2;
a := x; //2    |      b := x; //1
```

## Memory

```
⟨x: 0@0⟩
```

## $T_1$ 's view

x
0

## $T_2$ 's view

x
0

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0  
x := 1;      ||      y := 1;  
a := y; //0  ||      b := x; //0
```

## Memory

```
⟨x: 0@0⟩  
⟨y: 0@0⟩  
⟨x: 1@1⟩  
⟨y: 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>0</del>
	1

## Coherence test

```
x = 0  
x := 1;      ||      x := 2;  
a := x; //2  ||      b := x; //1
```

## Memory

```
⟨x: 0@0⟩  
⟨x: 1@1⟩
```

## $T_1$ 's view

x
<del>0</del>
1

## $T_2$ 's view

x
0

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0  
x := 1;      ||      y := 1;  
a := y; //0  ||      b := x; //0
```

## Memory

```
⟨x: 0@0⟩  
⟨y: 0@0⟩  
⟨x: 1@1⟩  
⟨y: 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>0</del>
	1

## Coherence test

```
x = 0  
x := 1;      ||      x := 2;  
a := x; //2  ||      b := x; //1
```

## Memory

```
⟨x: 0@0⟩  
⟨x: 1@1⟩  
⟨x: 2@2⟩
```

## $T_1$ 's view

x
<del>0</del>
1

## $T_2$ 's view

x
<del>0</del>
2

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
x := 1;      ||      y := 1;
a := y; //0  ||      b := x; //0
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>0</del>
	1

## Coherence test

```
x = 0
x := 1;      ||      x := 2;
a := x; //2  ||      b := x; //1
```

## Memory

```
⟨x : 0@0⟩
⟨x : 1@1⟩
⟨x : 2@2⟩
```

## $T_1$ 's view

x
<del>0</del>
<del>1</del>
2

## $T_2$ 's view

x
<del>0</del>
2

# Simple operational semantics for C11's relaxed accesses

## Store buffering

```
x = y = 0
x := 1;      ||      y := 1;
a := y; //0  ||      b := x; //0
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨x : 1@1⟩
⟨y : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	<del>0</del>
	1

## Coherence test

```
x = 0
x := 1;      ||      x := 2;
a := x; //2  ||      b := x; //1
```

## Memory

```
⟨x : 0@0⟩
⟨x : 1@1⟩
⟨x : 2@2⟩
```

## $T_1$ 's view

x
<del>0</del>
<del>1</del>
2

## $T_2$ 's view

x
<del>0</del>
2







2+2W

```
      x = y = 0
x := 1;  ||  y := 1;
y := 2;  ||  x := 2;
```


- ▶ We want to allow the final outcome  $x = y = 1$ .

# Supporting write-write reordering



- ▶ We want to allow the final outcome  $x = y = 1$ .

# Supporting write-write reordering



## Memory

$\langle x : 0 @ 0 \rangle$

$\langle y : 0 @ 0 \rangle$

$\langle x : 1 @ 1 \rangle$

## $T_1$ 's view


x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
0	0

- ▶ We want to allow the final outcome  $x = y = 1$ .

# Supporting write-write reordering



## Memory

$\langle x : 0@0 \rangle$   
 $\langle y : 0@0 \rangle$   
 $\langle x : 1@1 \rangle$   
 $\langle y : 2@1 \rangle$

## $T_1$ 's view


x	y
<del>0</del>	<del>0</del>
1	1

## $T_2$ 's view

x	y
0	0

- ▶ We want to allow the final outcome  $x = y = 1$ .

# Supporting write-write reordering



## Memory

$\langle x : 0 @ 0 \rangle$   
 $\langle y : 0 @ 0 \rangle$   
 $\langle x : 1 @ 1 \rangle$   
 $\langle y : 2 @ 1 \rangle$   
 $\langle y : 1 @ 2 \rangle$

## $T_1$ 's view


x	y
<del>0</del>	<del>0</del>
1	1

## $T_2$ 's view

x	y
0	<del>0</del>
	2

- ▶ We want to allow the final outcome  $x = y = 1$ .

# Supporting write-write reordering



**Memory**

$\langle x : 0@0 \rangle$   
 $\langle y : 0@0 \rangle$   
 $\langle x : 1@1 \rangle$   
 $\langle y : 2@1 \rangle$   
 $\langle y : 1@2 \rangle$   
 $\langle x : 2@0.5 \rangle$

**$T_1$ 's view**

x	y
<del>0</del>	<del>0</del>
1	1

**$T_2$ 's view**

x	y
<del>0</del>	<del>0</del>
0.5	2

- ▶ We want to allow the final outcome  $x = y = 1$ .
- ▶ Writes choose timestamp *greater than the thread's view*, not necessarily the globally greatest one.

## Load-buffering

```
      x = y = 0
a := x; //1  ||
y := 1;      ||  x := y;
```

- ▶ To model load-store reordering, we allow “**promises**”.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

## Load-buffering

```
x = y = 0
▶ a := x; //1  ||
y := 1;        ||
                ||
                ▶ x := y;
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
```

## $T_1$ 's view

x	y
0	0

## $T_2$ 's view

x	y
0	0

- ▶ To model load-store reordering, we allow **“promises”**.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.



## Load-buffering

```
x = y = 0
▶ a := x; //1  ||| ▶ x := y;
y := 1;
```

## Memory

$\langle x : 0@0 \rangle$

$\langle y : 0@0 \rangle$

$\langle y : 1@1 \rangle$

## $T_1$ 's view

x	y
0	0

## $T_2$ 's view

x	y
0	0

- ▶ To model load-store reordering, we allow “**promises**”.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

## Load-buffering

```
x = y = 0
▶ a := x; //1  ||
y := 1;      || ▶ x := y;
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨y : 1@1⟩
```

## $T_1$ 's view

x	y
0	0

## $T_2$ 's view

x	y
0	<del>0</del>
	1

- ▶ To model load-store reordering, we allow “**promises**”.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

## Load-buffering

```
x = y = 0
▶ a := x; //1  |||
y := 1;        ▶ x := y;
```

## Memory

```
<x : 0@0>
<y : 0@0>
<y : 1@1>
<x : 1@1>
```

## $T_1$ 's view

x	y
0	0

## $T_2$ 's view

x	y
<del>0</del>	<del>0</del>
1	1

- ▶ To model load-store reordering, we allow “**promises**”.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

## Load-buffering

```
x = y = 0
a := x; //1
y := 1;
x := y;
```

## Memory

```
<x : 0@0>
<y : 0@0>
<y : 1@1>
<x : 1@1>
```

## $T_1$ 's view

x	y
<del>0</del>	0
1	

## $T_2$ 's view

x	y
<del>0</del>	<del>0</del>
1	1

- ▶ To model load-store reordering, we allow “**promises**”.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

## Load-buffering

```
x = y = 0
a := x; //1
y := 1;
x := y;
```

## Memory

```
⟨x : 0@0⟩
⟨y : 0@0⟩
⟨y : 1@1⟩
⟨x : 1@1⟩
```

## $T_1$ 's view

x	y
<del>0</del>	<del>0</del>
1	1

## $T_2$ 's view

x	y
<del>0</del>	<del>0</del>
1	1

- ▶ To model load-store reordering, we allow “**promises**”.
- ▶ At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

# Promises

## Load-buffering

```
x = y = 0
a := x; //1 || x := y;
y := 1;
```

## Memory

```
<x : 0@0>
<y : 0@0>
<y : 1@1>
<x : 1@1>
```

## $T_1$ 's view

x	y
<del>0</del>	<del>0</del>
1	1

## $T_2$ 's view

x	y
<del>0</del>	<del>0</del>
1	1

## Load-buffering + dependency

```
a := x; //1 || x := y;
y := a;
```

Must not admit  
the same execution!

## Load-buffering

```
x = y = 0  
a := x; //1 || x := y;  
y := 1;    ▶
```

## Load-buffering + dependency

```
a := x; //1 || x := y;  
y := a;
```

## Key idea

A thread can promise *only if* it can perform the write anyway (even without having made the promise).

## Thread-local certification

A thread can promise to write a message if it can *thread-locally certify* that its promise will be fulfilled.

### Load-buffering

$$\begin{array}{l} a := x; \quad //1 \\ y := 1; \end{array} \parallel x := y;$$

$T_1$  **may promise**  $y = 1$ , since it is able to write  $y = 1$  by itself.

### Load buff. + fake dependency

$$\begin{array}{l} a := x; \quad //1 \\ y := a + 1 - a; \end{array} \parallel x := y;$$

$T_1$  **may NOT promise**  $y = 1$ , since it is not able to write  $y = 1$  by itself.

### Load buffering + dependency

$$\begin{array}{l} a := x; \quad //1 \\ y := a; \end{array} \parallel x := y;$$



Is this behavior possible?

```
a := x; //1  
x := 1;
```

Is this behavior possible?

```
a := x; //1  
x := 1;
```

**No.**

Suppose the thread promises  $x = 1$ . Then, once  $a := x$  reads 1, the thread view is increased and so the promise cannot be fulfilled.

Is this behavior possible?

```
a := x; //1 ||| y := x; ||| x := y;  
x := 1;
```

Is this behavior possible?

```
a := x; //1 ||| y := x; ||| x := y;  
x := 1;
```

**Yes. And the ARM-Flowing model allows it!**

Is this behavior possible?

$$\begin{array}{l}
 a := x; \quad //1 \\
 x := 1;
 \end{array}
 \parallel
 \begin{array}{l}
 y := x; \\
 x := y;
 \end{array}$$

**Yes. And the ARM-Flowing model allows it!**

This behavior can be also explained by sequentialization:

$$\begin{array}{l}
 a := x; \quad //1 \\
 x := 1;
 \end{array}
 \parallel
 \begin{array}{l}
 y := x; \\
 x := y;
 \end{array}
 \sim
 \begin{array}{l}
 a := x; \quad //1 \\
 x := 1; \\
 y := x;
 \end{array}
 \parallel
 \begin{array}{l}
 x := y;
 \end{array}$$

But, note that sequentialization is generally unsound in our model:

$$\begin{array}{l}
 a := x; \text{ // } 1 \\
 \text{if } a = 0 \text{ then} \\
 \quad x := 1;
 \end{array}
 \parallel
 \begin{array}{l}
 y := x; \\
 x := y;
 \end{array}
 \sim
 \begin{array}{l}
 a := x; \text{ // } 1 \\
 \text{if } a = 0 \text{ then} \\
 \quad x := 1; \\
 \quad y := x;
 \end{array}
 \parallel
 \begin{array}{l}
 x := y;
 \end{array}$$

In the paper, we extend this semantics to handle:

- ▶ Atomic updates (e.g., CAS, fetch-and-add)
- ▶ Release/acquire fences and accesses
- ▶ Release sequences
- ▶ SC fences (no SC accesses)
- ▶ Plain accesses (C11's non-atomics & Java's normal accesses)

To achieve all of this we enrich our timestamps, messages, and thread views.

- ▶ **A promising semantics for relaxed-memory concurrency.** J. Kang, C.-K. Hur, O. Lahav, V. Vafeiadis, D. Dreyer. POPL'17

## Ensuring atomicity:

- ▶ The timestamp order keeps track of immediate adjacency.  
(Technically, we use ranges of timestamps.)

Parallel atomic increment

```
a := x++; // 0 → 1 || b := x++; // 0 → 1
```

## How are promises affected?

- ▶ To allow reorderings, updates can be promised.
- ▶ Performing an update may invalidate existing already-certified promises of other threads.



## Main challenge

- ▶ Threads performing updates may invalidate the already-certified promises of other threads.

```
a := x; //1  
b := z++; //0 → 1  
y := b + 1; ||| x := y; ||| z++;
```

## Conservative solution:

- ▶ Require certification for *every future memory*.

### Guiding principle of thread locality

The set of actions a thread can take is determined only by the current memory and its own state.

## Message-passing

```
x = y = 0
x := 1;      ||      a := yacq; //1
yrel := 1; ||      b := x; //1
```

## Message-passing

$x = y = 0$

▶ $x := 1;$ $y_{\text{rel}} := 1;$	▶ $a := y_{\text{acq}}; //1$ $b := x; //1$
---------------------------------------	---

**Memory** $\langle x : 0@0 \rangle$  $\langle y : 0@0 \rangle$  **$T_1$ 's view**

$x$	$y$
$0$	$0$

 **$T_2$ 's view**

$x$	$y$
$0$	$0$

## Message-passing

$x = y = 0$	
$x := 1;$	$\blacktriangleright a := y_{\text{acq}}; //1$
$\blacktriangleright y_{\text{rel}} := 1;$	$b := x; //1$

**Memory** $\langle x : 0@0 \rangle$  $\langle y : 0@0 \rangle$  $\langle x : 1@1 \rangle$  **$T_1$ 's view**

$x$	$y$
<del>0</del>	0
1	

 **$T_2$ 's view**

$x$	$y$
0	0

## Message-passing

$x := 1;$	$x = y = 0$	$\blacktriangleright a := y_{\text{acq}}; //1$
$y_{\text{rel}} := 1;$		$b := x; //1$
$\blacktriangleright$		

**Memory** $\langle x : 0@0 \rangle$  $\langle y : 0@0 \rangle$  $\langle x : 1@1 \rangle$  $\langle y : 1@1 \ x@1 \rangle$  **$T_1$ 's view**

$x$	$y$
<del>0</del>	<del>0</del>
1	1

 **$T_2$ 's view**

$x$	$y$
0	0

## Message-passing

$x := 1;$		$x = y = 0$
$y_{rel} := 1;$		$a := y_{acq}; //1$
▶		▶ $b := x; //1$

**Memory** $\langle x : 0@0 \rangle$  $\langle y : 0@0 \rangle$  $\langle x : 1@1 \rangle$  $\langle y : 1@1 \ x@1 \rangle$  **$T_1$ 's view**

$x$	$y$
<del>0</del>	<del>0</del>
1	1

 **$T_2$ 's view**

$x$	$y$
<del>0</del>	<del>0</del>
1	1

## Message-passing

$x := 1;$	$x = y = 0$	$a := y_{\text{acq}}; //1$
$y_{\text{rel}} := 1;$		$b := x; //1$
▶		▶

**Memory**

$\langle x : 0@0 \rangle$   
 $\langle y : 0@0 \rangle$   
 $\langle x : 1@1 \rangle$   
 $\langle y : 1@1 \ x@1 \rangle$

**$T_1$ 's view**

$x$	$y$
<del>0</del>	<del>0</del>
1	1

**$T_2$ 's view**

$x$	$y$
<del>0</del>	<del>0</del>
1	1

- Compiler optimizations
- Efficient implementation on modern hardware
- DRF guarantees
- No “out-of-thin-air” values
- Avoid “undefined behavior”



- ✓ Compiler optimizations
- DRF guarantees
- Efficient implementation on modern hardware
- No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

## Theorem (Local program transformations)

*The following transformations are sound:*

▶ *Trace-preserving transformations*

▶ *Reorderings:*

$$R_{\square rtx}^x; R^y$$

$$W^x; W_{\square rtx}^y$$

$$W_{o_1}^x; R_{o_2}^y$$

$$R_{pln}^x; R_{pln}^x$$

$$R_{\square rtx}^x; W_{\square rtx}^y$$

$$R_{\neq rtx}; F_{acq}$$

$$W; F_{acq}$$

$$F_{rel}; W_{\neq rtx}$$

$$F_{rel}; R$$

▶ *Merges:*

$$R_o; R_o \rightsquigarrow R_o$$

$$W_o; W_o \rightsquigarrow W_o$$

$$W; R_{acq} \rightsquigarrow W$$

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- DRF guarantees
- No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

### Theorem (Compilation to TSO/Power/ARM)

- ▶ *Standard compilation to TSO is correct*
  - ▶ *TSO can be fully explained by transformations over SC*
- ▶ *Compilation to Power is correct*
  - ▶ *Using a declarative presentation of the promise-free machine*
- ▶ *Compilation to ARMv8 is correct*
  - ▶ *(For a subset of the features)*

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- ☐ No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

### Theorem (DRF Theorems)

**Key Lemma** *Races only on RA under promise-free semantic*  
⇒ *only promise-free behaviors*

**DRF-RA** *Races only on RA under release/acquire semantics*  
⇒ *only release/acquire behaviors*

**DRF-locks** *Races only on lock variables under SC semantics*  
⇒ *only SC behaviors*

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- ✓ No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

**Key Lemma** Races only on RA under promise-free semantics  
⇒ only promise-free behaviors

Certification is needed at every step

```
wrel := 1; ||| if wacq = 1 then |||
                z := 1;
                else ||| if yacq = 1 then |||
                    yrel := 1; ||| if z = 1 then |||
                    a := x //1 ||| x := 1;
                if a = 1 then |||
                    z := 1; |||
```

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- ✓ No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

### Theorem (Invariant-based program logic)

*Fix a global invariant  $J$ . Hoare logic where all assertions are of the form  $P \wedge J$ , where  $P$  mentions only local variables, is sound.*

- ✓ Compiler optimizations
- ✓ Efficient implementation on modern hardware
- ✓ DRF guarantees
- ✓ No “out-of-thin-air” values
- ✓ Avoid “undefined behavior”

## Theorem (Invariant-based program logic)

*Fix a global invariant  $J$ . Hoare logic where all assertions are of the form  $P \wedge J$ , where  $P$  mentions only local variables, is sound.*


## Load-buffering + data dependency

$$\begin{array}{l} \{J\} \\ a := x; \\ \{J \wedge a = 0\} \\ y := a; \\ \{J \wedge a = 0\} \end{array} \parallel \begin{array}{l} \{J\} \\ b := y; \\ \{J \wedge b = 0\} \\ x := b; \\ \{J \wedge b = 0\} \end{array} \quad J \triangleq x = 0 \wedge y = 0$$

## Distinguishing programs by event structures

### Load-buffering


```
a := x; //1 || b := y;  
y := 1; || x := b;
```



# Distinguishing programs by event structures


## Load-buffering

```
a := x; // 1    ||    b := y;  
y := 1;        ||    x := b;
```




## LB + data dependency

```
a := x; // 1    ||    b := y;  
y := a;        ||    x := b;
```




## LB + control dependency

```
a := x; // 1    ||    b := y;  
if a  $\neq$  0 then  ||    x := b;  
  y := a;
```







## Summary

- ▶ Weak memory consistency
- ▶ The **OOA** problem
- ▶ The **promising model**
- ▶ An event structure model

## Challenges

- ▶ Handling global optimizations
- ▶ Verification under the promising semantics
- ▶ Relating the models
- ▶ Liveness under WMC