Software verification under weak memory consistency

Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

January 2016

Joint work with Soham Chakraborty, Derek Dreyer, Marko Doko, Nick Giannarakis, Ori Lahav, Chinmay Narayan, Joseph Tassarotti, Aaron Turon.

Sequential consistency

Sequential consistency (SC):

- The standard model for concurrency.
- Interleave each thread's atomic accesses.
- Almost all verification work assumes it.

Initially, x = y = 0.

$$x := 1;$$
 $y := 1;$
 $a := y$ $b := x$

In SC, this program cannot return a = b = 0.

Store buffering in x86-TSO



Initially, x = y = 0.

$$x := 1;$$
 $y := 1;$
 $a := y;$ $b := x;$

This program can return a = b = 0.

Owicki-Gries method (1976)

 $OG = Hoare \ logic + rule \ for \ parallel \ composition$

 $\frac{\{P_1\} c_1 \{Q_1\} \{P_2\} c_2 \{Q_2\}}{\text{the two proofs are$ *non-interfering* $}} \frac{\{P_1 \land P_2\} c_1 \parallel c_2 \{Q_1 \land Q_2\}}{\{P_1 \land P_2\} c_1 \parallel c_2 \{Q_1 \land Q_2\}}$

Non-interference

 $R \land P \vdash R\{u/x\}$ for every:

- assertion R in the proof outline of one thread
- assignment x := u with precondition P in the proof outline of the other thread

Standard OG is unsound for WM

$$\begin{cases} a \neq 0 \\ \\ x := 1; \\ a := y \\ \\ a \neq 0 \lor b \neq 0 \end{cases}$$

Standard OG is unsound for WM

$$\begin{cases} a \neq 0 \\ \{a \neq 0\} \\ x := 1; \\ \{x \neq 0\} \\ a := y \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{x \neq 0\} \\ \{a \neq 0 \lor b \neq 0\} \end{cases}$$

$$\begin{cases} \top \\ \{ \forall \neq 0 \\ b := x \\ \{y \neq 0 \land (a \neq 0 \lor b = x)\} \\ \{a \neq 0 \lor b \neq 0\} \end{cases}$$

Standard OG is unsound for WM

$$\begin{cases} a \neq 0 \\ x := 1; \\ \{x \neq 0\} \\ a := y \\ \{x \neq 0\} \\ a := y \\ \{x \neq 0\} \\ a \neq 0 \lor b \neq 0 \end{cases}$$
$$\begin{cases} \tau \\ y := 1; \\ \{y \neq 0\} \\ b := x \\ \{y \neq 0 \land (a \neq 0 \lor b = x)\} \\ \{a \neq 0 \lor b \neq 0\} \end{cases}$$

To regain soundness, strengthen the non-inference check. \implies OGRA: Owicki-Gries for release-acquire (ICALP'15)

Outline

- Introduction to the C11 weak memory model
 - Release-acquire synchronization
 - Per-location coherence
- Reasoning about WMM using program logics
 - RSL (relaxed separation logic)
 - FSL (fenced separation logic)
 - GPS (ghosts, protocols and separation)
- Avoiding to reason about WMM
 - Use reduction theorems

The C11 memory model: Atomics

Two types of locations

Ordinary (Non-Atomic)

Races are errors

Atomic

Welcome to the expert mode

The C11 memory model: Hierarchy of atomics

A spectrum of atomic accesses:



Explicit primitives for fences

Store buffering in C11

Initially
$$x = y = 0$$
.
x.store(1, rlx); y.store(1, rlx);
print(y.load(rlx)); print(x.load(rlx));

Can print 00 with the following execution:

$$[x = y = 0]$$

$$W_{rlx}(x, 1) \xrightarrow{po}{rf} W_{rlx}(y, 1)$$

$$W_{rlx}(y, 0) \xrightarrow{po}{rf} W_{rlx}(y, 1)$$

Release-acquire synchronization

nitially
$$a = x = 0$$
.
 $a = 5$;
 x .store(1, release); while (x.load(acq) == 0);
print(a);

One possible execution:



Coherence

Programs with a single shared variable behave as under SC.

The outcome $a = 2 \land b = 1$ is forbidden.

- Modification order, mox, total order of writes to x.
- Reads-before : $rb \triangleq (rf^{-1}; mo) \cap (\neq)$
- Coherence : $hb \cup rf_x \cup mo_x \cup rb_x$ is acyclic for all x.

Relaxed program logics

- RSL (relaxed separation logic, OOPSLA'13)
- ► FSL (fenced separation logic, VMCAI'16)
- ► GPS (ghosts & protocols, OOPSLA'14, PLDI'15)

Separation logic

Key concept of *ownership* :

Resourceful reading of Hoare triples.

{*P*} *C* {*Q*}

To access a non-atomic location, you must own it:

$$\{x \mapsto v\} *x \{t. \ t = v \land x \mapsto v\} \{x \mapsto v\} *x = v'; \{x \mapsto v'\}$$

Disjoint parallelism:

$$\frac{\{P_1\} \ C_1 \ \{Q_1\} \ \{P_2\} \ C_2 \ \{Q_2\}}{\{P_1 * P_2\} \ C_1 \| C_2 \ \{Q_1 * Q_2\}}$$

Rules for release/acquire accesses

Ownership transfer by rel-acq synchronizations.

• Atomic allocation \rightsquigarrow pick loc. invariant Q.

 $\{\mathcal{Q}(v)\}\ x = \operatorname{alloc}(v);\ \{\mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x)\}$

► Release write ~→ give away permissions.

 $\{\mathcal{Q}(v) * \mathbf{W}_{\mathcal{Q}}(x)\} x.store(v, rel); \{\mathbf{W}_{\mathcal{Q}}(x)\}$

► Acquire read ~→ gain permissions.

 $\{\mathbf{R}_{\mathcal{Q}}(x)\} \ t = x.\mathsf{load}(\mathit{acq}); \ \{\mathcal{Q}(t) * \mathbf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x)\}$

Release-acquire synchronization: message passing

Initially
$$a = x = 0$$
. Let $J(v) \triangleq v = 0 \lor \& a \mapsto 5$.

 $\begin{cases} \&a \mapsto 0 * \mathbf{W}_{J}(x) \\ a = 5; \\ \{\&a \mapsto 5 * \mathbf{W}_{J}(x) \\ x.store(release, 1); \\ \{\mathbf{W}_{J}(x) \} \end{cases} \quad \begin{cases} \mathbf{R}_{J}(x) \\ while (x.l) \\ \{\&a \mapsto 5 \\ print(a); \\ \{\&a \mapsto 5 \} \end{cases}$

 $\{ \mathbf{R}_{J}(x) \}$ while (x.load(acq) == 0); $\{ \& a \mapsto 5 \}$ print(a); $\{ \& a \mapsto 5 \}$

PL consequences: Ownership transfer works!

Relaxed accesses

Basically, disallow ownership transfer.

Relaxed reads:

 $\{\mathbf{R}_{\mathcal{Q}}(x)\}\ t := x.\mathsf{load}(\mathit{rlx})\ \{\mathbf{R}_{\mathcal{Q}}(x) \land (\mathcal{Q}(t) \not\equiv \mathit{false})\}$

Relaxed writes:

$$\frac{\mathcal{Q}(v) = \text{emp}}{\{\mathbf{W}_{\mathcal{Q}}(x)\} \text{ x.store}(v, r l x) \{\mathbf{W}_{\mathcal{Q}}(x)\}}$$

Unsound because of dependency cycles!

Dependency cycles

Initially
$$x = y = 0$$
.
if $(x.load(rlx) == 1)$
 $y.store(1, rlx)$; if $(y.load(rlx) == 1)$
 $x.store(1, rlx)$;

C11 allows the outcome x = y = 1.



Dependency cycles

C11 allows the outcome x = y = 1.

What goes wrong: Non-relational invariants are unsound. $x = 0 \land y = 0$ The DRF-property does not hold.

Dependency cycles

C11 allows the outcome x = y = 1.



Incorrect message passing

int a; atomic_int
$$x = 0$$
;
 $\begin{pmatrix} a = 5; \\ x.store(1, r/x); \\ \end{pmatrix}$ if $(x.load(r/x) \neq 0) \{ \\ print(a); \} \end{pmatrix}$



Message passing with C11 memory fences

$$\begin{array}{c|c} & \text{int } a; \text{ atomic_int } x = 0; \\ (a = 5; \\ & \text{fence}(\textit{release}); \\ (x.\text{store}(1, \textit{rlx}); \\ \end{array} \middle| \begin{array}{c} \text{if } (x.\text{load}(\textit{rlx}) \neq 0) \\ & \text{fence}(\textit{acq}); \\ & \text{print}(a); \end{array} \right)$$



Reasoning about fences

Introduce two 'modalities' in the logic

 $\{P\}$ fence(*release*) $\{\triangle P\}$

 $\{\mathbf{W}_{\mathcal{Q}}(x) * \bigtriangleup \mathcal{Q}(v)\} x.store(v, rlx) \{\mathbf{W}_{\mathcal{Q}}(x)\}$

 $\{\mathsf{R}_{\mathcal{Q}}(x)\}\ t := x.\mathsf{load}(\mathit{rlx})\ \{\mathsf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x) * \nabla \mathcal{Q}(t)\}$

 $\{\nabla P\}$ fence(*acq*) $\{P\}$

Reasoning about fences

Let $\mathcal{Q}(v) \triangleq v = 0 \lor \& a \mapsto 5$. $\begin{cases} \&a \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x) \} \\ \{\&a \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(x)\} \\ a = 5; \\ \{\&a \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(x)\} \\ \text{fence}(release); \\ \{\Delta(\&a \mapsto 5) * \mathbf{W}_{\mathcal{Q}}(x)\} \\ x.\text{store}(1, rlx); \\ \{\top\} \end{cases} \quad \begin{cases} t = x.\text{load}(rlx); \\ \{\nabla(t = 0 \lor \&a \mapsto 5)\} \\ \text{if } (t \neq 0) \\ \text{fence}(acq); \\ \{\&a \mapsto 5\} \\ \text{print}(a); \} \\ \{\top\} \end{cases}$

GPS: A better logic for release-acquire

Three key features:

- Location protocols
- Ghost state/tokens /



Escrows for ownership transfer

Example (Racy message passing)

Initially, x = y = 0.

$$x.store(1, rlx); \parallel x.store(1, rlx); \parallel t = y.load(acq)$$

 $y.store(1, rel); \parallel y.store(1, rel); \parallel t' = x.load(rlx);$

Cannot get $t = 1 \land t' = 0$.

Racy message passing in GPS

Protocol for x:
$$A: x = 0 \longrightarrow B: x = 1$$

Protocol for y: $C: y = 0 \longrightarrow D: y = 1 \land x.st \ge B$

Acquire reads gain knowledge, not ownership.

$$\begin{cases} x.st \ge \mathbf{A} \land y.st \ge \mathbf{C} \\ x.store(1, rlx); \\ \{x.st \ge \mathbf{B} \land y.st \ge \mathbf{C} \} \\ y.store(1, rel); \\ \{x.st \ge \mathbf{B} \land y.st \ge \mathbf{D} \} \end{cases} \begin{cases} x.st \ge \mathbf{A} \land y.st \ge \mathbf{C} \\ t = y.load(acq); \\ t = 0 \land x.st \ge \mathbf{A} \\ \lor t = 1 \land x.st \ge \mathbf{B} \\ t' = x.load(rlx); \\ \{t = 0 \lor (t = 1 \land t' = 1) \} \end{cases}$$

GPS ghosts and escrows

To gain ownership, we use ghost state & escrows.

$$\frac{P * P \Rightarrow \textit{false}}{Q \Rightarrow \mathsf{Esc}(P, Q)} \qquad \overline{\mathsf{Esc}(P, Q) * P \Rightarrow Q}$$

Example (Message passing using escrows)

Invariant for $x: x = 0 \lor \text{Esc}(K, \&a \mapsto 7)$.

$$\begin{cases} \& a \mapsto 0 \\ a = 7; \\ \{\& a \mapsto 7 \} \\ \{ \mathsf{Esc}(K, \& a \mapsto 7) \} \\ x.store(1, rel); \end{cases} \begin{cases} \{K\} \\ \mathsf{if}(x.\mathsf{load}(acq) \neq 0) \\ \{K * \mathsf{Esc}(K, \& a \mapsto 7) \\ \{\& a \mapsto 7 \} \\ \mathsf{print}(a); \end{cases}$$

Avoiding weak memory reasoning

- DRF theorem
- Enough fences to guarantee SC

Data race freedom

Theorem (DRF)

If $\llbracket Prg \rrbracket_{SC}$ contains no data races on non-SC accesses, then $\llbracket Prg \rrbracket_{C11} = \llbracket Prg \rrbracket_{SC}$.

- Requires strengthened semantics for relaxed accesses.
- Program logics that disallow data races are trivially sound.
- What about racy programs?

C11's SC-fences

- The strongest fence instruction provided by C11 is SC-fence.
- Can also be used to regain sequential consistency.



C11's SC-fences

- ► The strongest fence instruction provided by C11 is *SC*-fence.
- Can also be used to regain sequential consistency.



SC-fences are overly weak

Initially,
$$x = y = 0$$
.
x.store
 $(1, rlx)$; $\begin{vmatrix} a = x.load(rlx); \\ b = y.load(rlx); \end{vmatrix}$ $\begin{vmatrix} c = y.load(rlx); \\ d = x.load(rlx); \end{vmatrix}$ $\begin{vmatrix} y.store \\ (1, rlx); \end{vmatrix}$
The outcome $a = c = 1 \land b = d = 0$ is allowed.



SC-fences are overly weak

Initially,
$$x = y = 0$$
.
x.store
 $(1, rlx)$; $\begin{vmatrix} a = x.load(rlx); \\ fence(sc); \\ b = y.load(rlx); \end{vmatrix} \begin{vmatrix} c = y.load(rlx); \\ fence(sc); \\ d = x.load(rlx); \end{vmatrix} \begin{vmatrix} y.store \\ (1, rlx); \\ d = x.load(rlx); \end{vmatrix}$
The outcome $a = c = 1 \land b = d = 0$ is allowed.



- Model SC-fences as release-acquire atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



- Model SC-fences as release-acquire atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



- Model SC-fences as release-acquire atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



- Model SC-fences as release-acquire atomic updates of a distinguished fence location.
- ▶ RA semantics enforces all fence events to be ordered by *hb*.



Inconsistent: $R_{rlx}(x, 0)$ reads an overwritten value.

Basic reduction theorem

Theorem

If in a program P,

- all shared accesses are atomic (relaxed or stronger), and
- there is a fence between every two shared accesses to different shared variables,

then P has only SC behaviors.

Advanced reduction theorem

- For x86-TSO, it suffices to have a fence between every racy write and subsequent racy read.
- Generally, C11 requires more fences.

x := e; fence(); r := y

Theorem (Advanced reduction to SC, simplified)

If in a client-server program P,

- all shared accesses are release/acquire, and
- there is a fence between every store to a shared location and subsequent shared location load,

then P has only SC behaviors.

Applying the theorem to RCU

```
rcu_quiescent_state():
    rc[get_my_tid()] := gc;
    fence()
```

```
rcu_thread_offline():
  rc[get_my_tid()] := 0;
  fence()
```

```
rcu_thread_online():
  rc[get_my_tid()] := gc;
  fence()
```

```
synchronize_rcu():
    gc := gc + 1;
    fence();
    for i := 1 to N do
        wait (rc[i] ∈ {0,gc})
```

Conclusion

Reasoning about weak memory is challenging and often unavoidable.

Two approaches:

- Use relaxed program logics to reason about weak memory.
- Use reduction theorems to avoid such reasoning.

Relaxed program logics also useful for understanding weak memory.