

A case for relaxed program logics

Viktor Vafeiadis

MPI-SWS

10 July 2014

Read the architecture/language specs?

- ▶ Too informal, often wrong.

Read the formalisations?

- ▶ Fairly complex.

Run benchmarks / Litmus tests?

- ▶ Observe only subset of behaviours.

We need better tools. . . *Relaxed program logics*

Which memory model?

Hardware or language models?

- ▶ Want to reason at “high level”
- ▶ TSO \rightsquigarrow good robustness theorems

C/C++ or Java?

- ▶ JMM is broken [Sevcik et al.]
- ▶ So, only C/C++11 left

Goals:

- ▶ Understand the memory model
- ▶ Verify intricate concurrent programs

The C11 memory model

Two types of locations: ordinary and atomic

- ▶ Races on ordinary accesses \rightsquigarrow error

A spectrum of atomic accesses:

- ▶ Relaxed \rightsquigarrow no fence
- ▶ Consume reads \rightsquigarrow no fence, but preserve deps
- ▶ Release writes \rightsquigarrow no fence (x86); lwsync (PPC)
- ▶ Acquire reads \rightsquigarrow no fence (x86); isync (PPC)
- ▶ Seq. consistent \rightsquigarrow full memory fence

Explicit primitives for fences


Release-acquire synchronization: message passing

Initially $a = x = 0$.

```
a = 5;
x.store(release, 1);  |||  while (x.load(acq) == 0);
                        |||  print(a);
```

This will always print 5.

Justification:



Release-acquire
synchronization

Ownership transfer by rel-acq synchronizations.

- ▶ Atomic allocation \rightsquigarrow pick loc. invariant Q .

$$\{Q(v)\} x = \text{alloc}(v); \{W_Q(x) * R_Q(x)\}$$

- ▶ Release write \rightsquigarrow give away permissions.

$$\{Q(v) * W_Q(x)\} x.\text{store}(v, \text{rel}); \{W_Q(x)\}$$

- ▶ Acquire read \rightsquigarrow gain permissions.

$$\{R_Q(x)\} t = x.\text{load}(\text{acq}); \{Q(t) * R_{Q[t:=\text{emp}]}(x)\}$$

Release-acquire synchronization: message passing

Initially $a = x = 0$. Let $J(v) \stackrel{\text{def}}{=} v = 0 \vee \&a \mapsto 5$.

$\{\&a \mapsto 0 * \mathbf{W}_J(x)\}$	$\{\mathbf{R}_J(x)\}$
$a = 5;$	while ($x.\text{load}(acq) == 0$);
$\{\&a \mapsto 5 * \mathbf{W}_J(x)\}$	$\{\&a \mapsto 5\}$
$x.\text{store}(\text{release}, 1);$	$\text{print}(a);$
$\{\mathbf{W}_J(x)\}$	$\{\&a \mapsto 5\}$

PL consequences:

Ownership transfer works!

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{\mathbf{R}_Q(x)\} t := x.\text{load}(r/x) \{\mathbf{R}_Q(x)\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{\mathbf{W}_Q(x)\} x.\text{store}(v, r/x) \{\mathbf{W}_Q(x)\}}$$

Unsound because of dependency cycles!


Dependency cycles

Initially $x = y = 0$.

`if (x.load(rlx) == 1) y.store(1, rlx);` || `if (y.load(rlx) == 1) x.store(1, rlx);`

C11 allows the outcome $x = y = 1$.

Justification:



Relaxed accesses
don't synchronize

Dependency cycles

Initially $x = y = 0$.

```
if (x.load(rlx) == 1) || if (y.load(rlx) == 1)
    y.store(1, rlx);      x.store(1, rlx);
```

C11 allows the outcome $x = y = 1$.

What goes wrong:

Non-relational invariants are unsound.

$$x = 0 \wedge y = 0$$

The DRF-property does not hold.

Initially $x = y = 0$.

```
if (x.load(rlx) == 1) || if (y.load(rlx) == 1)
    y.store(1, rlx);      x.store(1, rlx);
```

C11 allows the outcome $x = y = 1$.

How to fix this:


Don't use relaxed writes

∨

Strengthen the model


Incorrect message passing

```
int a; atomic_int x = 0;
( a = 5;                               || if (x.load(rlx) ≠ 0){
  x.store(1, rlx);                       ||   print(a); }
)
```



Message passing with C11 memory fences

```
int a; atomic_int x = 0;
( a = 5;                               || if (x.load(rlx) ≠ 0){
  fence(release);                       ||   fence(acq);
  x.store(1, rlx);                       ||   print(a); }
)
```



- ▶ Introduce two ‘modalities’ in the logic

$$\{P\} \text{ fence}(\text{release}) \{\Delta P\}$$

$$\{\nabla P\} \text{ fence}(\text{acq}) \{P\}$$

$$\{\mathbf{R}_Q(x)\} t := x.\text{load}(r/x) \{\mathbf{R}_{Q[t:=\text{emp}]}(x) * \nabla Q(t)\}$$

$$\{\mathbf{W}_Q(x) * \Delta Q(v)\} x.\text{store}(v, r/x) \{\mathbf{W}_Q(x)\}$$

Reasoning about fences

Let $Q(v) \stackrel{\text{def}}{=} v = 0 \vee \&a \mapsto 5$.

$$\left(\begin{array}{l|l} \{ \&a \mapsto 0 * \mathbf{W}_Q(x) * \mathbf{R}_Q(x) \} & \\ \{ \&a \mapsto 0 * \mathbf{W}_Q(x) \} & t = x.\text{load}(r/x); \\ a = 5; & \{ \nabla(t = 0 \vee \&a \mapsto 5) \} \\ \{ \&a \mapsto 5 * \mathbf{W}_Q(x) \} & \text{if } (t \neq 0) \\ \text{fence}(\text{release}); & \text{fence}(\text{acq}); \\ \{ \Delta(\&a \mapsto 5) * \mathbf{W}_Q(x) \} & \{ \&a \mapsto 5 \} \\ x.\text{store}(1, r/x); & \text{print}(a); \\ \{ \text{true} \} & \{ \text{true} \} \end{array} \right)$$


Release-consume synchronization

Initially $a = x = 0$.

```
 $a = 5;$   
 $x.\text{store}(\text{release}, \&a);$  ||  $t = x.\text{load}(\text{consume});$   
if ( $t \neq 0$ )  $\text{print}(*t);$ 
```

This program cannot crash nor print 0.

Justification:



Release-consume
synchronization

Release-consume synchronization

Initially $a = x = 0$. Let $J(t) \stackrel{\text{def}}{=} t = 0 \vee t \mapsto 5$.

$\{\&a \mapsto 0 * \mathbf{W}_J(x)\}$		$\{\mathbf{R}_J(x)\}$
$a = 5;$		$t = x.\text{load}(\text{consume});$
$\{\&a \mapsto 5 * \mathbf{W}_J(x)\}$		$\{\nabla_t(t = 0 \vee t \mapsto 5)\}$
$x.\text{store}(\text{release}, \&a);$		if $(t \neq 0)$ $\text{print}(*t);$

This program cannot crash nor print 0.

PL consequences:

Needs funny modality, but otherwise OK.

Proposed rules for consume accesses

$$\{\mathbf{R}_Q(x)\} t := x.\text{load}(\text{cons}) \{\mathbf{R}_{Q[t:=\text{emp}]}(x) * \nabla_t Q(t)\}$$

$$\frac{\begin{array}{c} \{P\} C \{Q\} \\ C \text{ is basic command mentioning } t \end{array}}{\{\nabla_t P\} C \{\nabla_t Q\}}$$

Release-acquire too weak in the presence of consume

Initially $x = y = 0$.

```
a = 1;
x.store(1, release);
while (x.load(consume) ≠ 1);
y.store(1, release);
(* while (y.load(acquire) ≠ 1);
(* a = 2;
```

C11 deems this program racy.

- ▶ Only different thread rel-acq synchronize.

What goes wrong in PL:

On ownership transfers, we must prove that we don't read from the same thread.

Release-acquire too weak in the presence of consume

Initially $x = y = 0$.

```
a = 1;
x.store(1, release);
while (x.load(consume) ≠ 1);
y.store(1, release);
(* while (y.load(acquire) ≠ 1);
(* a = 2;
```

C11 deems this program racy. But, it is not racy:

- ▶ On x86-TSO, Power, ARM, and Itanium.
- ▶ Or if we move the (*) lines to a new thread.

So, drop the “different thread” restriction.

Release sequences too strong (relaxed writes)

Initially $x = y = 0$.

```
a = 1;
x.store(1, release);
x.store(3, relaxed);
```

 ||

```
while(x.load(acquire)  $\neq$  3);
a = 2;
```

This program is not racy.

The acquire synchronizes with the release.

Relaxed program logics
are a tool for
understanding
weak memory models