

# Reasoning about the C/C++ weak memory model

Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

17 July 2014

## Understanding weak memory consistency

Read the architecture/language specs?

- ▶ Too informal, often wrong.

Read the formalisations?

- ▶ Fairly complex.

Run benchmarks / Litmus tests?

- ▶ Observe only subset of behaviours.

We need a better methodology...

# The C11 memory model

Two types of locations: ordinary and atomic

- ▶ Races on ordinary accesses  $\rightsquigarrow$  error

A spectrum of atomic accesses:

- ▶ Relaxed  $\rightsquigarrow$  no fence
- ▶ Consume reads  $\rightsquigarrow$  no fence, but preserve deps
- ▶ Release writes  $\rightsquigarrow$  no fence (x86); lwsync (PPC)
- ▶ Acquire reads  $\rightsquigarrow$  no fence (x86); isync (PPC)
- ▶ Seq. consistent  $\rightsquigarrow$  full memory fence

Explicit primitives for fences


## Relaxed behaviour: store buffering

Initially  $x = y = 0$ .

```
x.store(1, rlx);    ||    y.store(1, rlx);  
t1 = y.load(rlx); ||    t2 = x.load(rlx);
```

This can return  $t_1 = t_2 = 0$ .

### Justification:



Behaviour observed  
on x86/Power/ARM


## Release-acquire synchronization: message passing

Initially  $a = x = 0$ .

```
 $a = 5;$ 
 $x.\text{store}(1, \text{release});$    || while ( $x.\text{load}(acq) == 0$ );
                               ||  $\text{print}(a);$ 
```

This will always print 5.

### Justification:



Release-acquire  
synchronization


## Relaxed accesses don't synchronize

Initially  $a = x = 0$ .

```
a = 5;
x.store(1, rlx); || while (x.load(rlx) == 0);
                       print(a);
```

The program is racy  $\leadsto$  undefined semantics.

### Justification:



Relaxed accesses  
don't synchronize


## Dependency cycles

Initially  $x = y = 0$ .

```
if (x.load(rlx) == 1) || if (y.load(rlx) == 1)
    y.store(1, rlx);      x.store(1, rlx);
```

C11 allows the outcome  $x = y = 1$ .

### Justification:



Relaxed accesses  
don't synchronize

## Given a memory model definition

1. Check that the model is *mathematically sane*.
  - ▶ For example, it is monotone.
2. Check that it is *not too weak*.
  - ▶ Provides useful reasoning principles.
3. Check that it is *not too strong*.
  - ▶ Can be implemented efficiently.
4. Check that it is *actually useful*.
  - ▶ Admits the intended program optimisations.



## How does the C11 definition rate? (1/2)

Let's start with some good news. . .

Verified compilation of atomic accesses to x86 and Power/ARM.

[Batty et al., POPL'11]

[Batty et al., POPL'12]

[Sarkar et al., PLDI'12]

⇒ The C11 model is *not too strong*.

## How does the C11 definition rate? (2/2)

1. Check that the model is *mathematically sane*.

✗ No, it is not monotone.

2. Check that it is *not too weak*.

✗ No, due to dependency cycles.

3. Check that the model is *not too strong*.

✓ OK, prior work.

4. Check that it is *actually useful*.

✗ No, it disallows intended program transformations.

## Part I. Mathematical sanity

- ▶ Monotonicity
- ▶ Prefix closure

“Adding synchronisation should not introduce new behaviours”

Examples:

- ▶ Adding a memory fence
- ▶ Strengthening the access mode of an operation
- ▶ Reducing parallelism,  $C_1 \parallel C_2 \rightsquigarrow C_1 ; C_2$
- ▶ Expression evaluation linearisation:

$$x = a + b; \rightsquigarrow t_1 = a; t_2 = b; x = t_1 + t_2;$$

- ▶ (Roach motel reorderings)

1. The axiom for non-atomic reads


$$\text{rf}(b) = a \wedge (\text{isNA}(a) \vee \text{isNA}(b)) \implies \text{hb}(a, b)$$

(in combination with dependency cycles)

2. The axiom for SC reads

## Sequentialisation is invalid

$a = 1; \left\| \begin{array}{l} \text{if } (x.\text{load}(rlx) == 1) \\ \text{if } (a == 1) \\ \quad y.\text{store}(1, rlx); \end{array} \right\| \left\| \begin{array}{l} \text{if } (y.\text{load}(rlx) == 1) \\ \quad x.\text{store}(1, rlx); \end{array} \right\|$



$$rf(b) = a \wedge (isNA(a) \vee isNA(b)) \implies hb(a, b)$$

## SC read restriction

There shall be a single total order  $S$  on all `seq_cst` operations [...] such that each `seq_cst` operation  $B$  that loads a value from an atomic object  $M$  observes one of the following values:

- ▶ the result of the last modification  $A$  of  $M$  that precedes  $B$  in  $S$ , if it exists, or
- ▶ if  $A$  exists, the result of some modification of  $M$  in the visible sequence of side effects with respect to  $B$  that is not `seq_cst` and that does not happen before  $A$ , or
- ▶ if  $A$  does not exist, [...]

[N1570, §7.17.3.6]


$$\text{rf}(b) = c \wedge \text{isSC}(b) \implies \text{isrc}(c, b) \vee \neg \text{isSC}(c) \wedge \nexists a. \text{hb}(c, a) \wedge \text{isrc}(a, b)$$

where  $\text{isrc}(c, b) \stackrel{\text{def}}{=} \text{scr}(c, b) \wedge \nexists d. \text{scr}(c, d) \wedge \text{scr}(d, b)$   
 $\text{scr}(c, b) \stackrel{\text{def}}{=} \text{iswrite}_{\text{locs}(b)}(c) \wedge \text{sc}(c, b)$

# Strengthening is invalid

<code>x.store(1, rlx);</code> <code>x.store(2, sc);</code> <code>y.store(1, sc);</code>		<code>x.store(3, rlx);</code> <code>y.store(2, sc);</code>		<code>y.store(3, sc);</code> <code>r = x.load(sc);</code>		<code>s<sub>1</sub> = x.load(rlx);</code> <code>s<sub>2</sub> = x.load(rlx);</code> <code>s<sub>3</sub> = x.load(rlx);</code> <code>t<sub>1</sub> = y.load(rlx);</code> <code>t<sub>2</sub> = y.load(rlx);</code> <code>t<sub>3</sub> = y.load(rlx);</code>
---	--	---	--	--	--	--

$r = s_1 = t_1 = 1 \wedge s_2 = t_2 = 2 \wedge s_3 = t_3 = 3$  — Disallowed






# Strengthening is invalid

$x.\text{store}(1, r/x);$	$x.\text{store}(3, \text{sc});$	$y.\text{store}(3, \text{sc});$	$s_1 = x.\text{load}(r/x);$
$x.\text{store}(2, \text{sc});$	$y.\text{store}(2, \text{sc});$	$r = x.\text{load}(\text{sc});$	$s_2 = x.\text{load}(r/x);$
$y.\text{store}(1, \text{sc});$			$s_3 = x.\text{load}(r/x);$
			$t_1 = y.\text{load}(r/x);$
			$t_2 = y.\text{load}(r/x);$
			$t_3 = y.\text{load}(r/x);$

$r = s_1 = t_1 = 1 \wedge s_2 = t_2 = 2 \wedge s_3 = t_3 = 3$  — Allowed



“Removing  $(hb \cup rf)$ -maximal events should preserve consistency”

- ▶ Maximal events should not affect other events
- ▶ Does not hold because of release sequences

## Release sequences too strong (relaxed writes)

Initially  $x = y = 0$ .

```
a = 1;
x.store(1, release);
x.store(3, rlx);
```

 || 

```
while (x.load(acq)  $\neq$  3);
a = 2;
```

This program is not racy.

The acquire synchronizes with the release.

## Release sequences too strong (relaxed writes)

Initially  $x = y = 0$ .

```
a = 1;
x.store(1, release);
x.store(3, rlx);
```

	x.store(2, rlx);	(*)
	<b>while</b> (x.load(acq) $\neq$ 3);	
	a = 2;	

But this one is racy according to C11.

The acquire no longer synchronizes with the release.

Same if (\*) is in a different thread.

## Part II. Not overly weak

- ▶ High-level reasoning principles

## Some basic high-level reasoning principles

**DRF:** Race-free programs have SC semantics

≈ Ownership-based reasoning

**Coherence:** SC for single-variable programs

≈ Non-relational invariants; e.g.,  $x \geq 0 \wedge y \geq 0$ .

**Cumulativity:** Transitive visibility for Rel-Acq

- ▶ Ownership transfer possible


## Release-acquire synchronization: message passing

Initially  $a = x = 0$ .

```
 $a = 5;$   
 $x.\text{store}(\text{release}, 1);$  || while ( $x.\text{load}(\text{acq}) == 0$ );  
|| print( $a$ );
```

This will always print 5.

### Justification:



Release-acquire  
synchronization

# Rules for release/acquire accesses

Relaxed separation logic [OOPSLA'13]

Ownership transfer by rel-acq synchronizations.

- ▶ Atomic allocation  $\rightsquigarrow$  pick loc. invariant  $Q$ .

$$\{Q(v)\} x = \text{alloc}(v); \{ \mathbf{W}_Q(x) * \mathbf{R}_Q(x) \}$$

- ▶ Release write  $\rightsquigarrow$  give away permissions.

$$\{Q(v) * \mathbf{W}_Q(x)\} x.\text{store}(v, \text{rel}); \{ \mathbf{W}_Q(x) \}$$

- ▶ Acquire read  $\rightsquigarrow$  gain permissions.

$$\{ \mathbf{R}_Q(x) \} t = x.\text{load}(\text{acq}); \{ Q(t) * \mathbf{R}_{Q[t:=\text{emp}]}(x) \}$$



## Release-acquire synchronization: message passing

Initially  $a = x = 0$ . Let  $J(v) \stackrel{\text{def}}{=} v = 0 \vee \&a \mapsto 5$ .

$\{\&a \mapsto 0 * \mathbf{W}_J(x)\}$	$\{\mathbf{R}_J(x)\}$
$a = 5;$	<b>while</b> ( $x.\text{load}(acq) == 0$ );
$\{\&a \mapsto 5 * \mathbf{W}_J(x)\}$	$\{\&a \mapsto 5\}$
$x.\text{store}(\text{release}, 1);$	$\text{print}(a);$
$\{\mathbf{W}_J(x)\}$	$\{\&a \mapsto 5\}$

**PL consequences:**

Ownership transfer works!

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{\mathbf{R}_Q(x)\} t := x.\text{load}(r/x) \{\mathbf{R}_Q(x)\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{\mathbf{W}_Q(x)\} x.\text{store}(v, r/x) \{\mathbf{W}_Q(x)\}}$$

Unsound because of dependency cycles!


## Dependency cycles

Initially  $x = y = 0$ .

```
if (x.load(rlx) == 1) || if (y.load(rlx) == 1)
    y.store(1, rlx);      x.store(1, rlx);
```

C11 allows the outcome  $x = y = 1$ .

### Justification:



Relaxed accesses  
don't synchronize

## Dependency cycles

Initially  $x = y = 0$ .

```
if ( $x.load(rlx) == 1$ )  $y.store(1, rlx);$  || if ( $y.load(rlx) == 1$ )  
                                 $x.store(1, rlx);$ 
```

C11 allows the outcome  $x = y = 1$ .

### **What goes wrong:**

Non-relational invariants are unsound.

$$x = 0 \wedge y = 0$$

The DRF-property does not hold.

## Dependency cycles

Initially  $x = y = 0$ .

```
if (x.load(rlx) == 1) || if (y.load(rlx) == 1)
    y.store(1, rlx);      x.store(1, rlx);
```

C11 allows the outcome  $x = y = 1$ .

### How to fix this:

Don't use relaxed writes

∨

Strengthen the model


## Release-consume synchronization

Initially  $a = x = 0$ .

```
 $a = 5;$   
 $x.\text{store}(\text{release}, \&a);$  ||  $t = x.\text{load}(\text{consume});$   
if ( $t \neq 0$ )  $\text{print}(*t);$ 
```

This program cannot crash nor print 0.

### Justification:



Release-consume  
synchronization

## Release-consume synchronization

Initially  $a = x = 0$ . Let  $J(t) \stackrel{\text{def}}{=} t = 0 \vee t \mapsto 5$ .

$\{\&a \mapsto 0 * \mathbf{W}_J(x)\}$		$\{\mathbf{R}_J(x)\}$
$a = 5;$		$t = x.load(\text{consume});$
$\{\&a \mapsto 5 * \mathbf{W}_J(x)\}$		$\{\nabla_t(t = 0 \vee t \mapsto 5)\}$
$x.store(\text{release}, \&a);$		<b>if</b> $(t \neq 0)$ $print(*t);$

This program cannot crash nor print 0.

### PL consequences:

Needs funny modality, but otherwise OK.

## Proposed rules for consume accesses

$$\{R_Q(x)\} t := x.load(cons) \{R_{Q[t:=emp]}(x) * \nabla_t Q(t)\}$$

$$\frac{\{P\} C \{Q\} \quad C \text{ is basic command mentioning } t}{\{\nabla_t P\} C \{\nabla_t Q\}}$$

**Question:** Is the following valid?

$$\{W_Q(x) * \nabla_t Q(v)\} x.store(v, rel); \{W_Q(x)\}$$



## Release-acquire too weak in the presence of consume

Initially  $x = y = 0$ .

```
a = 1;
x.store(1, release);
while (x.load(consume) ≠ 1);
y.store(1, release);
(* while (y.load(acquire) ≠ 1);
(* a = 2;
```

C11 deems this program racy.

- ▶ Only different thread rel-acq synchronize.

### What goes wrong in PL:

On ownership transfers, we must prove that we don't read from the same thread.

## Release-acquire too weak in the presence of consume

Initially  $x = y = 0$ .

```
a = 1;
x.store(1, release);
while (x.load(consume) ≠ 1);
y.store(1, release);
(* while (y.load(acquire) ≠ 1);
(* a = 2;
```

C11 deems this program racy. But, it is not racy:

- ▶ On x86-TSO, Power, ARM, and Itanium.
- ▶ Or if we move the (\*) lines to a new thread.

So, drop the “different thread” restriction.

## Part III. Actual usefulness

- ▶ Verify source-to-source program transformations

# A study of optimisations under C11

- ▶ “Roach motel” reorderings  
(depends on how we fix dependency cycles)
- ▶ Elimination of redundant accesses  
(overwritten write, read after same R/W)  
(write after same read is invalid)
- ▶ Introduction of unused reads  
(invalid  $\rightsquigarrow$  may race)
- ▶ Elimination of unused reads  
(only non-atomic, others may synchronise)

# Valid instruction reorderings $a; b \rightsquigarrow b; a$

$\downarrow a \setminus b \rightarrow$	$R_{\neq sc}$	$R_{sc}$	$W_{na}$	$W_{rlx}$	$W_{\sqsupseteq rel}$	$C_{rlx acq}$	$C_{\sqsupseteq rel}$	$F_{acq}$	$F_{rel}$
$R_{na}$	✓	✓	(✓)	(✓)	✗	(✓)	✗	✓	✗
$R_{rlx}$	✓	✓	(✓)	(✗)	✗	(✗)	✗	✗	✗
$R_{\sqsupseteq acq}$	✗	✗	✗	✗	✗	✗	✗	✓	✗
$W_{\neq sc}$	✓	✓	✓	✓	✗	✓	✗	✓	✗
$W_{sc}$	✓	✗	✓	✓	✗	✓	✗	✓	✗
$C_{rlx rel}$	✓	✓	(✓)	(✗)	✗	(✗)	✗	✗	✗
$C_{\sqsupseteq acq}$	✗	✗	✗	✗	✗	✗	✗	✓	✗
$F_{acq}$	✗	✗	✗	✗	✗	✗	✗	=	✗
$F_{rel}$	✓	✓	✓	✗	✓	✗	✓	✓	=

## Redundant instruction eliminations

Overwritten write:

$x.\text{store}(v, M); C; x.\text{store}(v', M)$      $C$  has no rel  
 $\rightsquigarrow C; x.\text{store}(v', M)$     & no  $x$  accesses

Read after write:

$x.\text{store}(v, M); C; t = x.\text{load}(M')$      $C$  has no acq  
 $\rightsquigarrow x.\text{store}(v, M); C; t = v$     & no  $x$  accesses

Read after read:

$t = x.\text{load}(M); C; t' = x.\text{load}(M)$      $C$  has no acq  
 $\rightsquigarrow t = x.\text{load}(M); C; t' = t$     & no  $x$  accesses

## Write-after-read elimination is invalid

```
t = x.load(M); x.store(t, rlx)
↯
t = x.load(M)
```

There could be a CAS “in between”

```
                x = y = 0;
y.store(1, rlx);  ||
fence(release);  || t2 = x.CAS(0, 1, acq);
t1 = x.load(rlx); || t3 = y.load(rlx);
x.store(t1, rlx); ||
                t4 = x.load(rlx);
```

Can we get  $t_1 = t_2 = t_3 = 0$  and  $t_4 = 1$ ?

# What have we learnt?

The C11 memory model is broken

- ▶ But is largely fixable

Tools for understanding weak memory models:

- ▶ Source-to-source program transformations
- ▶ Relaxed program logics