Reasoning about the C/C++ weak memory model

Viktor Vafeiadis

Max Planck Institute for Software Systems (MPI-SWS)

17 July 2014

Understanding weak memory consistency

Read the architecture/language specs?

► Too informal, often wrong.

Read the formalisations?

Fairly complex.

Run benchmarks / Litmus tests?

Observe only subset of behaviours.

We need a better methodology...

The C11 memory model

Two types of locations: ordinary and atomic


- ► Races on ordinary accesses → error
- A spectrum of atomic accesses:
 - ▶ Relaxed → no fence
 - ► Consume reads ~> no fence, but preserve deps
 - ► Release writes ~> no fence (x86); lwsync (PPC)
 - ► Acquire reads ~> no fence (x86); isync (PPC)
 - Seq. consistent \rightsquigarrow full memory fence

Explicit primitives for fences

Relaxed behaviour: store buffering

Initially
$$x = y = 0$$
.
 $x.store(1, rlx); \quad || \quad y.store(1, rlx);$
 $t_1 = y.load(rlx); \quad || \quad t_2 = x.load(rlx);$


This can return $t_1 = t_2 = 0$.



Release-acquire synchronization: message passing

Initially
$$a = x = 0$$
.
 $a = 5$; while $(x.load(acq) == 0)$;
 $x.store(1, release)$; print (a) ;


This will always print 5.



Relaxed accesses don't synchronize


Initially
$$a = x = 0$$
.
 $a = 5$;
 x .store $(1, rlx)$; while $(x.load(rlx) == 0)$;
print (a) ;

The program is racy \rightsquigarrow undefined semantics.



Initially
$$x = y = 0$$
.
if $(x.load(rlx) == 1)$ || if $(y.load(rlx) == 1)$
 $y.store(1, rlx)$; || $x.store(1, rlx)$;

C11 allows the outcome x = y = 1.



Given a memory model definition

- 1. Check that the model is *mathematically sane*.
 - For example, it is monotone.
- 2. Check that it is not too weak.
 - Provides useful reasoning principles.
- 3. Check that it is not too strong.
 - Can be implemented efficiently.
- 4. Check that it is actually useful.
 - Admits the intended program optimisations.

How does the C11 definition rate? (1/2)

Let's start with some good news...

Verified compilation of atomic accesses to x86 and Power/ARM.

[Batty et al., POPL'11] [Batty et al., POPL'12] [Sarkar et al., PLDI'12]

 \implies The C11 model is *not too strong*.

How does the C11 definition rate? (2/2)

Check that the model is *mathematically sane*.
 X No, it is not monotone.

2. Check that it is *not too weak*.X No, due to dependency cycles.

3. Check that the model is *not too strong*.

✓ OK, prior work.

4. Check that it is *actually useful*.

X No, it disallows intended program transformations.

Part I. Mathematical sanity

- Monotonicity
- Prefix closure

Monotonicity

"Adding synchronisation should not introduce new behaviours"

Examples:

- Adding a memory fence
- Strengthening the access mode of an operation
- Reducing parallelism, $C_1 \| C_2 \rightsquigarrow C_1$; C_2
- Expression evaluation linearisation:

$$x=a+b$$
 ; $ightarrow$ $t_1=a$; $t_2=b$; $x=t_1+t_2$;

(Roach motel reorderings)

Obstacles to monotonicity

1. The axiom for non-atomic reads


 $\mathsf{rf}(b) = a \land (\mathsf{isNA}(a) \lor \mathsf{isNA}(b)) \implies \mathsf{hb}(a, b)$

(in combination with dependency cycles)

2. The axiom for SC reads

Sequentionalisation is invalid

$$a = 1; \left\| \begin{array}{c} \text{if } (x.\text{load}(r/x) == 1) \\ \text{if } (a == 1) \\ y.\text{store}(1, r/x); \end{array} \right| \left\| \begin{array}{c} \text{if } (y.\text{load}(r/x) == 1) \\ x.\text{store}(1, r/x); \end{array} \right\|$$



$\mathsf{rf}(b) = a \land (\mathsf{isNA}(a) \lor \mathsf{isNA}(b)) \implies \mathsf{hb}(a, b)$

SC read restriction

There shall be a single total order S on all seq_cst operations [...] such that each seq_cst operation B that loads a value from an atomic object M observes one of the following values:

- the result of the last modification A of M that precedes B in S, if it exists, or
- if A exists, the result of some modification of M in the visible sequence of side effects with respect to B that is not seq_cst and that does not happen before A, or
- if A does not exist, [...]

[N1570, §7.17.3.6]

$$rf(b) = c \land isSC(b) \implies \\ iscr(c, b) \lor \neg isSC(c) \land \nexists a. hb(c, a) \land iscr(a, b)$$

where
$$\operatorname{iscr}(c, b) \stackrel{\text{def}}{=} \operatorname{scr}(c, b) \land \nexists d. \operatorname{scr}(c, d) \land \operatorname{scr}(d, b)$$

 $\operatorname{scr}(c, b) \stackrel{\text{def}}{=} \operatorname{iswrite}_{\operatorname{locs}(b)}(c) \land \operatorname{sc}(c, b)$

Strengthening is invalid

$$\begin{array}{c|c} x.\operatorname{store}(1,\mathit{rlx});\\ x.\operatorname{store}(2,\mathit{sc});\\ y.\operatorname{store}(1,\mathit{sc}); \end{array} \begin{array}{c} x.\operatorname{store}(3,\mathit{rlx});\\ y.\operatorname{store}(2,\mathit{sc});\\ y.\operatorname{store}(2,\mathit{sc}); \end{array} \begin{array}{c} y.\operatorname{store}(3,\mathit{sc});\\ r=x.\operatorname{load}(\mathit{sc});\\ t_1=y.\operatorname{load}(\mathit{rlx});\\ t_2=y.\operatorname{load}(\mathit{rlx});\\ t_3=y.\operatorname{load}(\mathit{rlx});\\ t_3=y.\operatorname{load}(\mathit{rlx}); \end{array}$$

 $r = s_1 = t_1 = 1 \land s_2 = t_2 = 2 \land s_3 = t_3 = 3$ — Disallowed

$$\begin{array}{cccc} W_{\mathrm{rlx}}(x,1) & W_{\mathrm{rlx}}(x,3) & W_{\mathrm{sc}}(y,3) \\ \downarrow & & \downarrow & \\ W_{\mathrm{sc}}(x,2) & W_{\mathrm{sc}}(y,2) & & \\ & & & \\ W_{\mathrm{sc}}(y,1) & & \\ \end{array}$$

Strengthening is invalid

$$\begin{array}{c|c} x.\operatorname{store}(1,\mathit{rlx});\\ x.\operatorname{store}(2,\mathit{sc});\\ y.\operatorname{store}(1,\mathit{sc}); \end{array} & x.\operatorname{store}(3,\mathit{sc});\\ y.\operatorname{store}(1,\mathit{sc}); \end{array} & x.\operatorname{store}(3,\mathit{sc});\\ y.\operatorname{store}(2,\mathit{sc});\\ y.\operatorname{store}(2,\mathit{sc}); \end{array} & y.\operatorname{store}(3,\mathit{sc});\\ r = x.\operatorname{load}(\mathit{sc});\\ r = x.\operatorname{load}(\mathit{sc});\\ t_1 = y.\operatorname{load}(\mathit{rlx});\\ t_2 = y.\operatorname{load}(\mathit{rlx});\\ t_3 = y.\operatorname{load}(\mathit{rlx}); \end{aligned}$$

 $r = s_1 = t_1 = 1 \land s_2 = t_2 = 2 \land s_3 = t_3 = 3$ — Allowed

$$\begin{array}{c} W_{\mathrm{rlx}}(x,1) & W_{\mathrm{sc}}(x,3) & W_{\mathrm{sc}}(y,3) \\ \downarrow & & \\ W_{\mathrm{sc}}(x,2) & & \\ W_{\mathrm{sc}}(y,2) & & \\ W_{\mathrm{sc}}(y,2) & & \\ W_{\mathrm{sc}}(x,1) & \\ W_{\mathrm{sc}}(y,1) & & \\ \end{array}$$

Prefix closure

"Removing $(hb \cup rf)$ -maximal events should preserve consistency"

- Maximal events should not affect other events
- Does not hold because of release sequences

Release sequences too strong (relaxed writes)

$$\begin{array}{ll} \text{Initially } x = y = 0. \\ a = 1; \\ x.\text{store}(1, \textit{release}); \\ x.\text{store}(3, \textit{rlx}); \end{array} \quad \left| \begin{array}{l} \text{while } (x.\text{load}(acq) \neq 3); \\ a = 2; \end{array} \right|$$

This program is not racy. The acquire synchronizes with the release.

Release sequences too strong (relaxed writes)

Initially
$$x = y = 0$$
.

$$a = 1;$$

x.store(1, release);x.store(2, rlx); (*)
while (x.load(acq) \neq 3);
 $a = 2;$

But this one is racy according to C11. The acquire no longer synchronizes with the release. Same if (*) is in a different thread.

Part II. Not overly weak

High-level reasoning principles

Some basic high-level reasoning principles

DRF: Race-free programs have SC semantics \approx Ownership-based reasoning


Coherence: SC for single-variable programs \approx Non-relational invariants; e.g., $x \ge 0 \land y \ge 0$.

Cumulativity: Transitive visibility for Rel-AcqOwnership tranfer possible

Release-acquire synchronization: message passing

Initially
$$a = x = 0$$
.
 $a = 5$;
x.store(release, 1); while (x.load(acq) == 0);
print(a);

This will always print 5.



Rules for release/acquire accesses Relaxed separation logic [OOPSLA'13]

Ownership transfer by rel-acq synchronizations.

• Atomic allocation \rightsquigarrow pick loc. invariant \mathcal{Q} .

$$ig\{\mathcal{Q}(v)ig\} x = \operatorname{alloc}(v); \ ig\{\mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x)ig\}$$

▶ Release write ~→ give away permissions.

 $\{\mathcal{Q}(v) * \mathbf{W}_{\mathcal{Q}}(x)\} x.store(v, rel); \{\mathbf{W}_{\mathcal{Q}}(x)\}$

► Acquire read ~> gain permissions.

$$\left\{\mathsf{R}_{\mathcal{Q}}(x)
ight\}t = x.\mathsf{load}(\mathit{acq}); \left\{\mathcal{Q}(t) * \mathsf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x)
ight\}$$

Release-acquire synchronization: message passing

Initially
$$a = x = 0$$
. Let $J(v) \stackrel{\text{def}}{=} v = 0 \lor \& a \mapsto 5$.

$$\{\&a \mapsto 0 * \mathbf{W}_J(x)\}$$

$$a = 5;$$

$$\{\&a \mapsto 5 * \mathbf{W}_J(x)\}$$

$$x.store(release, 1);$$

$$\{\mathbf{W}_J(x)\}$$

$$\begin{cases} \mathbf{R}_{J}(x) \\ \mathbf{while} \ (x.\mathsf{load}(acq) == 0); \\ \{\&a \mapsto 5\} \\ \mathsf{print}(a); \\ \{\&a \mapsto 5\} \end{cases}$$

PL consequences: Ownership transfer works!

Relaxed accesses

Basically, disallow ownership transfer.

Relaxed reads:

$$\left\{ \mathsf{R}_{\mathcal{Q}}(x) \right\} t := x.\mathsf{load}(rlx) \left\{ \mathsf{R}_{\mathcal{Q}}(x) \right\}$$

Relaxed writes:


$$\frac{\mathcal{Q}(v) = \mathsf{emp}}{\{\mathsf{W}_{\mathcal{Q}}(x)\} \ x.\mathsf{store}(v, r l x) \ \{\mathsf{W}_{\mathcal{Q}}(x)\}}$$

Unsound because of dependency cycles!

Initially
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$

C11 allows the outcome x = y = 1.



Initially
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$

C11 allows the outcome x = y = 1.

What goes wrong: Non-relational invariants are unsound. $x = 0 \land y = 0$ The DRF-property does not hold.

Initially
$$x = y = 0$$
.

$$\begin{array}{c|c} \text{if } (x.\textit{load}(\textit{rlx}) == 1) \\ y.\textit{store}(1,\textit{rlx}); \end{array} & \begin{array}{c} \text{if } (y.\textit{load}(\textit{rlx}) == 1) \\ x.\textit{store}(1,\textit{rlx}); \end{array} \\ \end{array}$$


C11 allows the outcome x = y = 1.

How to fix this: Don't use relaxed writes \lor Strengthen the model

Release-consume synchronization

Initially
$$a = x = 0$$
.
 $a = 5$;
 $x.store(release, \& a)$; $t = x.load(consume)$;
if $(t \neq 0) print(*t)$;

This program cannot crash nor print 0.



Release-consume synchronization

Initially a = x = 0. Let $J(t) \stackrel{\text{def}}{=} t = 0 \lor t \mapsto 5$. $\begin{cases} \& a \mapsto 0 * \mathbf{W}_J(x) \\ a = 5; \\ \& a \mapsto 5 * \mathbf{W}_J(x) \\ x.store(release, \& a); \end{cases} \quad \begin{cases} \mathbf{R}_J(x) \\ t = x.load(consume); \\ \{\nabla_t (t = 0 \lor t \mapsto 5) \\ if (t \neq 0) print(*t); \end{cases}$

This program cannot crash nor print 0.

PL consequences:

Needs funny modality, but otherwise OK.

Proposed rules for consume accesses

$$\begin{aligned} \mathbf{R}_{\mathcal{Q}}(x) \} \ t &:= x.\mathsf{load}(\mathit{cons}) \ \big\{ \mathbf{R}_{\mathcal{Q}[t:=\mathsf{emp}]}(x) * \nabla_t \ \mathcal{Q}(t) \\ & \{P\} \ C \ \{Q\} \\ \hline C \ \mathsf{is \ basic \ command \ mentioning \ t} \\ \hline & \{\nabla_t \ P\} \ C \ \{\nabla_t \ Q\} \end{aligned}$$

Question: Is the following valid?

 $\{\mathbf{W}_{\mathcal{Q}}(x) * \nabla_t \mathcal{Q}(v)\} x.store(v, rel); \{\mathbf{W}_{\mathcal{Q}}(x)\}$

Release-acquire too weak in the presence of consume

Initially
$$x = y = 0$$
.
 $a = 1;$
 $x.store(1, release);$
 $(*)$ while $(x.load(consume) \neq 1);$
 $y.store(1, release);$
 $(*)$ while $(y.load(acquire) \neq 1);$
 $(*)$ $a = 2;$

C11 deems this program racy.

Only different thread rel-acq synchronize.

What goes wrong in PL:

On ownership transfers, we must prove that we don't read from the same thread. Release-acquire too weak in the presence of consume

Initially
$$x = y = 0$$
.
 $a = 1;$
 $x.store(1, release);$
 $(*)$ while $(y.load(acquire) \neq 1);$
 $(*)$ while $(y.load(acquire) \neq 1);$
 $(*)$ $a = 2;$

C11 deems this program racy. But, it is not racy:

- ▶ On x86-TSO, Power, ARM, and Itanium.
- Or if we move the (*) lines to a new thread.
 So, drop the "different thread" restriction.

Part III. Actual usefulness

Verify source-to-source program transformations

A study of optimisations under C11

- "Roach motel" reorderings (depends on how we fix dependency cycles)
- Elimination of redundant accesses
 (overwritten write, read after same R/W)
 (write after same read is invalid)
- Introduction of unused reads (invalid → may race)
- Elimination of unused reads (only non-atomic, others may synchronise)

Valid instruction reorderings $a; b \rightsquigarrow b; a$

$\downarrow a \setminus b \rightarrow$	$R_{\neq \mathrm{sc}}$	$R_{\rm sc}$	W_{na}	$W_{\rm rlx}$	$W_{\exists \mathrm{rel}}$	$C_{\rm rlx acq}$	$C_{\exists \mathrm{rel}}$	F_{acq}	F_{rel}
R _{na}	√	 Image: A second s	(✓)	(✓)	×	(√)	×	 Image: A set of the set of the	×
R_{rlx}	 Image: A second s	\checkmark	(✓)	(X)	×	(X)	X	X	X
R _{⊒acq}	×	×	X	×	×	×	X	 Image: A set of the set of the	X
$W_{\neq sc}$	 Image: A start of the start of	 Image: A start of the start of	 Image: A set of the set of the	✓	×	1	X	 Image: A set of the set of the	X
$W_{\rm sc}$	 Image: A second s	×	 Image: A set of the set of the	✓	×	 ✓ 	X	 Image: A start of the start of	X
C _{rlx rel}	 Image: A start of the start of	1	(✓)	(X)	×	(X)	X	X	X
C⊒acq	×	×	X	×	×	×	X	 Image: A start of the start of	X
F _{acq}	X	X	X	X	×	×	X	=	X
F_{rel}	 Image: A start of the start of	✓	 Image: A set of the set of the	×	✓	×	✓	 Image: A start of the start of	=

Redundant instruction eliminations

Overwritten write:

x.store(v, M); C; x.store(v', M) C has no rel $\rightsquigarrow C$; x.store(v', M) & no x accesses

Read after write:

 $\begin{array}{ll} x. {\tt store}(v, M) \, ; \, C \, ; \, t = x. {\tt load}(M') & C \, {\tt has \, no \, acq} \\ \rightsquigarrow x. {\tt store}(v, M) \, ; \, C \, ; \, t = v & \& \, {\tt no \, } x \, {\tt accesses} \end{array}$

Read after read:

$$t = x.load(M)$$
; C; $t' = x.load(M)$ C has no acq
 $\rightsquigarrow t = x.load(M)$; C; $t' = t$ & no x accesses

Write-after-read elimination is invalid

$$t = x.load(M)$$
; x.store (t, rlx)
 $\not \rightarrow t = x.load(M)$

There could be a CAS "in between"

$$\begin{array}{c} x = y = 0;\\ y.\operatorname{store}(1,\operatorname{rlx});\\ \operatorname{fence}(\operatorname{release});\\ t_1 = x.\operatorname{load}(\operatorname{rlx});\\ x.\operatorname{store}(t_1,\operatorname{rlx});\\ t_4 = x.\operatorname{load}(\operatorname{rlx});\\ t_4 = x.\operatorname{load}(\operatorname{rlx}); \end{array}$$

Can we get $t_1 = t_2 = t_3 = 0$ and $t_4 = 1$?

What have we learnt?

The C11 memory model is broken

But is largely fixable

Tools for understanding weak memory models:

- Source-to-source program transformations
- Relaxed program logics