Relaxed Separation Logic: 
A Program Logic for C11 Concurrency

Viktor Vafeiadis
Max Planck Institute for Software Systems (MPI-SWS) 
viktor@mpi-sws.org

Chinmay Narayan
Indian Institute of Technology, Delhi
chinmay@cse.iitd.ac.in

Abstract
We introduce relaxed separation logic (RSL), the first program logic for reasoning about concurrent programs running under the C11 relaxed memory model. From a user’s perspective, RSL is an extension of concurrent separation logic (CSL) with proof rules for the various kinds of C11 atomic accesses. As in CSL, individual threads are allowed to access non-atomically only the memory that they own, thus preventing data races. Ownership can, however, be transferred via certain atomic accesses. For SC-atomic accesses, we permit arbitrary ownership transfer; for acquire/release atomic accesses, we allow ownership transfer only in one direction; whereas for relaxed atomic accesses, we rule out ownership transfer completely. We illustrate RSL with a few simple examples and prove its soundness directly over the axiomatic C11 weak memory model.

Categories and Subject Descriptors D.3.1 [Programming Languages]: Formal Definitions and Theory; F.3.1 [Logics and Meanings of Programs]: Specifying and Verifying and Reasoning about Programs

Keywords Concurrency; Weak memory models; C/C++; Proof system; Separation logic

1. Introduction
Wanting to enable many hardware and software optimizations, modern programming language definitions provide rather weak guarantees on the semantics of concurrent memory accesses allowing, for example, different threads to observe shared operations happening in different orders. One such case is the concurrency model adopted by the 2011 revisions of the C and C++ standards (ISO/IEC 14899:2011), which we will study in this paper and refer to as the C11 model.

C11 provides several kinds of memory accesses—non-atomic, relaxed atomic, acquire atomic, release atomic, and sequentially consistent (SC) atomic—each providing different consistency guarantees. On the one end of the spectrum, races on non-atomic accesses result in completely undefined behaviour (they are treated as programming errors); on the other end, SC-atomic accesses are globally synchronized. The guarantees provided by relaxed, acquire, and release accesses lie somewhere in between: different threads can observe them happening in different orders.

The reason for having all these kinds of accesses is that they map differently to the various common architectures, and have very different implementation costs. Non-atomic and relaxed atomic accesses are generally rather cheap as they correspond to vanilla machine loads and stores, and may be reordered by the compiler and/or by an out-of-order execution unit. At the other end of the spectrum, SC accesses are very expensive because their implementation involves a full memory barrier. The cost of acquire and release accesses depends a lot on the architecture. On x86, they are compiled down to plain reads and writes (Batty et al. 2011) and are therefore cheap. On PowerPC and ARM, the cost is somewhat higher as they induce a memory barrier, but of a weaker kind than full memory barriers (Sarkar et al. 2012).

Our goal is to help C11 programmers by providing them with sound reasoning principles for concurrent programs. We show that C11 concurrency supports resource reasoning in the style of separation logic (O’Hearn 2007); in particular, ownership can be transferred along acquire/release atomic memory accesses and does not require SC-accesses.

We develop relaxed separation logic (RSL), a program logic that follows the resourceful reading of separation logic triples. When we assert the Hoare triple \( \{ P \} Cmd \{ Q \} \), we say that the command \( Cmd \) will not access any memory other than that given by its precondition, \( P \), or subsequently acquired during its execution. We thus support the parallel composition rule of separation logic,

\[
\frac{\{ P_1 \} Cmd_1 \{ Q_1 \} \quad \{ P_2 \} Cmd_2 \{ Q_2 \}}{\{ P_1 \ast P_2 \} \ svec{Cmd_1 || Cmd_2 : Q_1 \ast Q_2}} \tag*{(PAR)}
\]
which ensures that the two threads do not have any races on non-atomic memory accesses, a condition required by C11.

To handle acquire/release atomics, we introduce two new assertion kinds, Rel(ℓ, Q_1) and Acq(ℓ, Q_2). These denote respectively the permissions to perform a release-write of some value v at location ℓ and give away ownership of the resource described by Q_1(v), or an acquire-read and gain ownership of Q_2(v). With these assertion forms we provide simple proof rules for release writes and acquire reads, similar to those for releasing and acquiring mutual exclusion locks in concurrent separation logic.

Besides RSL itself, the main contribution of this work was to define the meaning of Hoare triples in a relaxed memory model setting, so as to prove the soundness of RSL. This was rather challenging for three main reasons.

No global state/time: Traditionally, \{ P \} Cmd \{ Q \} asserts that if we execute Cmd in an initial state satisfying P and it terminates, then the final state will satisfy Q. In C11 concurrency, however, the terms “initial state” and “final state” are ill-defined, because there exist no global notions of time or state.

To interpret triples, we thus resort to logical local notions of time and state. We define a logical notion of local state at each event of a program execution, and thread the logical state through C11 “happens-before” edges.

Assertions in heaps: Our assertions for dealing with acquire and release atomics require that the logical heaps used to interpret them contain assertions. This results in a circularity in the model of assertions, which for simplicity we resolve by storing syntactic assertions.

No operational semantics: Concurrent program logics are typically proved sound over an operational or a trace semantics. In either case, the meaning of Hoare triples can be defined in terms of an auxiliary predicate by induction over the length of an execution trace. These definitions cannot directly be extended to the C11 model as there is no obvious total order for the induction. Our solution is to order the C11 events according to the total number of events that happen before them.

As a secondary contribution, we observed that the semantics of relaxed atomic memory accesses in C11 is too weak to permit even the most basic reasoning principles about them, which in turn renders basic compiler optimizations unsound. In order to allow such reasoning principles, we proposed a crude fix to C11, which we discuss in Section 6.

In the remainder of this paper, we define a minimal concurrent programming language (§2), review the C11 concurrency model (§3), describe the assertions and proofs rules of RSL (§4), verify a few examples using RSL (§5), explain the problems caused by relaxed access and their resolution (§6), present the semantics of assertions and Hoare triples and sketch the main parts of the soundness proof (§7). We conclude with a discussion of related and future work (§8).

A Coq formalization of the soundness proof of RSL can be found at the following URL.

http://www.mpi-sws.org/~viktor/rsl/

2. Programming Language

In order to focus on the concurrency aspects of C11 and to avoid the inherent complexity of a large language like C, we introduce a minimal concurrent programming language featuring the various kinds of memory accesses supported by C11. Following Batty et al. (2012), we omit consume reads from the model, because they are relevant only for a few architectures (PowerPC and ARM) and substantially complicate the model. For simplicity, we also omit memory fences.

To make the local sequential execution order explicit, we present the grammar of expressions in A-normal form (cf. Planagan et al. 1993). Atomic expressions, e ∈ AExp, consist of variables and values (locations and numbers).

Program expressions, E ∈ Exp, consist of atomic expressions, let-bound computations, conditionals, loops, parallel composition, memory allocation, loads, stores, and atomic compare-and-swap (CAS) instructions.

\[
\begin{align*}
E \in \text{Exp} &::= e | \text{let } x = E \text{ in } E' | \text{if } e \text{ then } E \text{ else } E' | \text{repeat } E \text{ end } | E_1 || E_2 | \text{alloc}() |
\end{align*}
\]

where X ∈ \{sc, acq, rlx, na\}, Y ∈ \{sc, rel, rlx, na\}, Z ∈ \{sc, rel_acq, acq, rel, rlx\}, W ∈ \{sc, acq, rlx\}

As in C, in conditional expressions we treat zero as false and non-zero values as true. The construct repeat E end executes E repeatedly until it returns a non-zero value.

Memory accesses are annotated by their mode: sequentially consistent (sc), acquire (acq), release (rel), combined release-acquire (rel_acq), relaxed (rlx), or non-atomic (na). According to the C standard, not all modes are available for all accesses: reads cannot be releases, writes cannot be acquire, CASs cannot be non-atomic. These restrictions are to avoid redundancy in the language. For example, an acquire write, if such a thing were allowed, would behave exactly the same as a relaxed write.

CAS is an atomic operation used to heavily in lock-free concurrent algorithms. It takes a location, ℓ, and two values, v' and v'', as arguments. It atomically checks if the value at location is v' or not. If the value is same as v', then CAS succeeds: it atomically writes v'' to ℓ and returns the old value. If the value is different, CAS fails: it returns that value and does not modify the location. CAS is annotated with two access modes: one to be used for the successful case, and one for the unsuccessful case.

For conciseness in examples, we will often write expressions such as \([E]_{\text{na}}\) instead of \(\text{let } x = E \text{ in } [x]_{\text{na}}\). We also write \(E_1; E_2\) instead of \(\text{let } x = E_1 \text{ in } E_2\) when \(x \notin \text{fv}(E_2)\).
new_lock() = let x = alloc() in [x]_{rel} := 1; x
spin(x) = repeat [x]_{rlx} end
lock(x) = repeat spin(x); CAS_{acq,rlx}(x, 1, 0) end
unlock(x) = [x]_{rel} := 1

Figure 1. Simple spinlock implementation.

Spinlock Example There are two important uses of acquire/release accesses: in implementing locks, and in message passing. Relaxed accesses are useful in cases of optimistic reads, where the value read, if it is of interest to the algorithm, will be read again by an acquire read, or an acquire fence will be issued. For example, in the simple CAS algorithm, will be read again by an acquire read, or an acquire read/write. Relaxed accesses are useful in cases of optimistic acquire/release accesses: in implementing locks, and in message passing.

The full model includes two additional relations, \( \text{dd} \) (data dependency) and \( \text{dob} \) (dependency ordered before), used to define the happens-before relation for consume reads.

---

The memory-order relation (mo) is a total order on the store actions writing to the same atomic location.

The sequential-consistency order (sc) is a total order over all SC-atomic actions.

Formally, let AName be a countably infinite of action names. Then, an execution, \( \mathcal{X} \), is represented as a tuple, \( \langle A, \text{lab}, \text{sb}, \text{rf}, \text{mo}, \text{sc} \rangle \), where \( A \subseteq \text{fin} \). AName is the set of action names included in the execution, \( \text{lab} \subseteq A \rightarrow \text{Act} \) maps every action identifier to its label, \( \text{rf} \subseteq A \rightarrow A \) is the reads-from-map, and \( \text{sb}, \text{mo}, \text{sc} \in P(A \times A) \) are the sequenced-before relation, the memory order, and the sequential consistency order respectively.

From these relations, C11 defines a number of derived relations, the most important of which are: the \( \text{synchronizes-with} \) relation and the \( \text{happens-before} \) order.

- \( \text{Synchronizes-with} \) (sw) relates acquire reads with the release writes that precede in mo order the write whose value was read by the acquire read provided that all the writes between these two writes belong to the same thread or are RMW operations.
- \( \text{Happens-before} \) (hb) is a partial order on actions formalizing the intuition that one action was completed before the other. In the C11 subset we consider, \( \text{hb} = (\text{sb} \cup \text{sw})^+ \).

The semantics of a program is given by the set of consistent executions. An execution is said to be consistent if it satisfies the axioms of the memory model, which will be presented shortly. If, however, any of these consistent executions contains a data race on non-atomic actions, i.e., events generated from two conflicting operations on the same non-atomic location not ordered by hb in either direction, then the program is deemed to have arbitrary semantics. Thus, any sound program logic for C11 concurrency must ensure its specifications imply race-freedom for non-atomic actions.

Expression Semantics Let CExp denote closed expressions (i.e., ones with no free variables). The semantics of such closed expressions, \( \llbracket E \rrbracket \), is given in Figure 2 as a set of tuples \( \langle \text{res}, A, \text{lab}, \text{sb}, \text{rf}, \text{sb} \rangle \). These tuples represent finite complete executions as well as finite incomplete execution prefixes (used to model infinite executions), where:

1. \( \text{res} \) is the result of evaluating the expression or \( \bot \) if the execution is incomplete;
2. \( A \) is the set of all actions contained in the execution;
3. \( \text{lab} \) labels the actions with the corresponding operations;
4. \( \text{sb} \) represents the sequenced-before relation; and
5. \( \text{rf} \) and \( \text{sb} \) are the first and last actions in the sb-order.

For uniformity, we record the last action even in incomplete executions. In the parallel composition case, the auxiliary function \( \text{combine}(\text{res}_1, \text{res}_2) \) returns \( \text{res}_1 \) if \( \text{res}_2 \neq \bot \) and \( \bot \) otherwise.

\( \llbracket E \rrbracket \) semantics, allocations can return an arbitrary new location, and reads can read an arbitrary value. These will later be constrained by the consistency axioms.
Figure 2. Semantics of closed program expressions.
$$\text{Semantics of closed program expressions.}$$

$$\text{IrreflexiveHB}$$
$$\text{ConsistentMO}$$
$$\text{ConsistentSC}$$
$$\text{ConsistentRFdom}$$
$$\text{ConsistentRF}$$
$$\text{ConsistentRFna}$$
$$\text{RestrSCRReads}$$
$$\text{CoherentRR}$$
$$\text{CoherentWR}$$
$$\text{AtomicRMW}$$
$$\text{ConsistentAlloc}$$

where $\text{iswrite}_v(a) \equiv \exists X, v_{old}, \text{lab}(a) \in \{W_X(\ell, v), \text{RMW}_X(\ell, v_{old}, v)\}$

$\text{isread}_v(a) \equiv \exists X, v_{new}, \text{lab}(a) \in \{R_X(\ell, v), \text{RMW}_X(\ell, v, v_{new})\}$ etc.

Figure 3. Axioms satisfied by consistent C11 expressions, Consistent ($A, \text{lab}, \text{sb}, \text{rf}, \text{mo}, \text{sc}$).

$$c : W(\ell, 1) \Rightarrow a : R(\ell, 1)$$

$$d : W(\ell, 2) \Rightarrow b : R(\ell, 2)$$

violates CoherentRR
violates CoherentWR

Figure 4. Sample executions violating coherency conditions (Batty et al. 2011).
**Consistent Executions** According to the C11 model, an execution is consistent, Consistent\((A,\ lab, sb, rf, mo, sc)\), if all of the properties shown in Figure 3 hold.

(IrreflexiveHB) The happens-before order, hb, must be irreflexive: an action cannot happen before itself.

(ConsistentMO) All write actions on an atomic location \(\ell\) must be totally ordered by mo, and be consistently ordered by hb (restricted to the location \(\ell\)).

(ConsistentSC) The sc relation must be a total order and include both hb and mo restricted to SC actions. This in effect means that SC actions are globally synchronized.

(ConsistentRFdom) The reads-from map, rf, is defined for those read (or RMW) actions for which the execution contains an earlier write (or RMW) to the same location.

(ConsistentRF) Each entry in the reads-from map, rf, should map a read to an earlier or concurrent write to the same location and with the same value.

(ConsistentRFna) Further, if a read results from a write and either the read or write are non-atomic, then the write must have happened before the read. [Batty et al.]\(^{2011}\) also require the write to be visible: i.e. not to have been overwritten by another write that happened before the read. This extra condition is unnecessary, as it follows from CoherentWR.

(RestrSCReads) SC reads are further restricted to read only from the immediately preceding SC write to the same location in SC order or from a non-SC write that has not happened before that immediately preceding SC write.

(CoherentRR, CoherentWR, CoherentRW) Next, we have three per-location coherence properties relating mo, hb, and rf. These properties require that mo never contradicts hb or the observed read order, and that rf never reads values that have been overwritten by more recent actions that happened before the read. These coherence properties are depicted in Figure 4.

(AtomicRMW) Each read-modify-write action should execute atomically: it should read from the immediately preceding write in mo.

(ConsistentAlloc) Finally, the same location cannot be allocated twice by different allocation actions.

Remark Our model differs in a few minor ways from that of [Batty et al.]\(^{2011,2012}\). First, we have incorporated the C standard’s “additional synchronized with” (asw) relation in sb rather than in sw, because it describes synchronization induced by control flow rather than by data flow.

Second, our sw-relation also relates acquire reads with release writes (whenever the read returns a value written by or after the release write), even if the two actions belong to the same thread (and are thus sb-related), whereas [Batty et al.]\(^{2012}\) do not add any sb-related actions to the sw-relation. Since relating such actions also by sw does not affect execution consistency, we do so for uniformity, which eases the definition of validity of Hoare triples in \(7\).

Finally, in the standard, the sb and sw relations are taken to be strict partial orders, corresponding to the transitive closure of our relations. Conversely, our sb relation can be defined in terms of the sb order from the C and C++ standards as follows, \(sb_{our} = \{ (a,b) \in sb_{std} \cup asw_{std} \mid \exists c. (a,c) \in sb_{std} \cup asw_{std} \land (c,b) \in sb_{std} \cup asw_{std} \}\).

Again, we found the non-transitive versions slightly more convenient when defining the meaning of Hoare triples.

### 4. Relaxed Separation Logic

To motivate RSL, consider the message passing program shown in Figure 5. The thread on the left updates some data structure using non-atomic memory accesses (here, the location \(a\)), and then signals to other threads that the data structure has been updated by performing a release write to \(c\). The thread on the right repeatedly performs acquire reads until it notices that \([c]\neq 0\). Then, it can conclude that the thread on the left has finished its work, and so may safely access the data structure without interfering with it.

This message passing idiom is correct (i.e., race-free) because whenever an acquire read sees the value written by a release write, the write “synchronizes with” the acquire read. Thus, as hb is transitive, any event that happened before the write (e.g., by being sequenced before it), also happens before the read. This, in turn, justifies the ownership transfer from the writing thread to the reading thread.

To model such ownership transfers, RSL extends the grammar of separation logic assertions, \(P\), with three new assertion forms, Rel\(\langle e, Q \rangle\), Acq\(\langle e, Q \rangle\), and RMWAcq\(\langle e, Q \rangle\), where \(Q\) ranges over functions from values to assertions. Formally, RSL assertions are given by following grammar:

\[
P, Q ::= false \mid P \Rightarrow Q \mid \forall x. P \mid emp \mid e \overset{k}{\rightarrow} e' \mid P \ast Q \mid \text{Rel}(e, Q) \mid \text{Acq}(e, Q) \mid \text{RMWAcq}(e, Q) \mid \text{Init}(e) \mid \text{Uninit}(e)
\]

where \(k\) ranges over fractional permissions (Perm = \(\{0, 1\}\), see Boyland\(^{2003}\)). We have the usual classical first order logic constructs (the three primitive ones and the derived: true, \(\land\), \(\lor\), \(\neg\), \(\exists\)), the three assertions forms pertinent to separation logic (empty heap, a single memory cell with

#### Figure 5. Message passing example showing transfer of ownership of the non-atomic location \(a\).
fractional permission \( k \), and separating conjunction), and five new forms, which we will explain shortly.

RSL judgements are of the form \( \{ P \} E \{ y, Q \} \), where \( P \) and \( Q \) are assertions respectively denoting the precondition and the postcondition of the expression \( E \). The postcondition, \( Q \), also describes the return value of the expression \( E \), which is bound by the variable \( y \). In cases where the postcondition does not describe the return value, we often omit the \( y \) binder. With this setup, we support all the standard rules from Hoare and separation logic (see Figure 6) including the so-called ’structural’ rules: the frame, consequence, disjunction, and existential rules.

Another generic rule we support is the RELAX rule below. Generally, when reasoning about a program \( E \), we are always allowed to reason about a relaxation of the program \( E' \subseteq E \), which is identical to \( E \) except on the atomic access annotations, which may be weaker than those of \( E \) according to the partial order: \( \text{rlx} \sqsubseteq \text{rel} \sqsubseteq \text{sc} \), \( \text{rlx} \sqsubseteq \text{acq} \sqsubseteq \text{sc} \).

\[
\begin{align*}
\{ P \} & E' \{ y, Q \} & E' & \subseteq E \\
\{ P \} & E \{ y, Q \} & \text{(RELAX)}
\end{align*}
\]

Atomic Writes We return to the treatment of atomic memory accesses and the new assertion forms. The first one, \( \text{Rel}(\ell, Q) \), represents a permission to write any value \( v \) to location \( \ell \). Provided the assertion \( Q(v) \) holds separately. Performing the write consumes the \( Q(v) \) assertion so that it can be transferred to the reader(s).

\[
\begin{align*}
\{ Q(v) \} & \ast [\text{Rel}(\ell, Q)] \\
[\text{Rel}(\ell, Q)]_{\text{rel}} & := v \{ \text{Init}(\ell) \} \ast [\text{Rel}(\ell, Q)] \text{ (W-REL)}
\end{align*}
\]

In order for the ownership transfer to be valid, the writer must synchronize with the reader(s), which means that the write must be at least of release kind (or stronger, namely SC). Besides the ownership transfer, the write also initializes the location \( \ell \). Keeping track of initialized locations is necessary for subsequent proof rules. In the special case when no ownership transfer occurs (i.e., when \( P = \text{emp} \)), intuitively we can also use a relaxed write as in the following rule.

\[
\begin{align*}
\{ \text{Rel}(\ell, v, \text{emp}) \} & [\ell]_{\text{rlx}} := v \{ \text{Init}(\ell) \} \text{ (W-RLX*)}
\end{align*}
\]

In this rule, we used the following shorthand notation

\[
\text{Rel}(\ell, v, P) \overset{\text{def}}{=} \text{Rel}(\ell, \lambda x. \text{ if } x = v \text{ then } P \text{ else } \text{false})
\]

for representing the permission to write only the value \( v \) and release ownership of \( P \) (in this case \( \text{emp} \)). Intuitively though this rule is, it is unfortunately unsound in C11, as we will explain in Section 6 where we also show that we can restore its soundness by mildly strengthening the model.

In RSL, we allow multiple concurrent writes to the same atomic location by making the permission to perform an atomic write splittable as follows:

\[
\text{Rel}(\ell, Q_1) \ast \text{Rel}(\ell, Q_2) \iff \text{Rel}(\ell, \lambda v. Q_1(v) \lor Q_2(v)) \text{ (REL-SPLIT)}
\]

Of course, programs that perform multiple concurrent writes to same location and transfer away ownership may leak memory, as some of the writes may be overwritten and thus never read. In this paper, however, we do not regard such memory leaks as an error. If desired, the programmer may explicitly count the number of allocations and deallocations in order to prove that the program has no memory leaks.

Similar to write permissions, the fact that a location has been initialized—captured by \( \text{Init}(\ell) \)—can be freely duplicated. Once a location is initialized, it remains initialized: it cannot be de-initialized.

\[
\text{Init}(\ell) \iff \text{Init}(\ell) \ast \text{Init}(\ell) \text{ (INIT-SPLIT)}
\]

Atomic Reads The second assertion form, \( \text{Acq}(\ell, Q) \), denotes a permission to perform an acquire read of location \( \ell \) and obtain ownership of \( Q(\ell) \), where \( \ell \) is the value read.

\[
\forall x. \text{precise}(Q(x)) \\
\{ \text{Init}(\ell) \ast [\text{Acq}(\ell, Q)] \} [\ell]_{\text{rlx}} \{ v, Q(\ell)v \ast [\text{Acq}(\ell, Q(v := \text{emp}))] \} \text{ (R-ACQ)}
\]

The premise of the rule (that \( Q \) should be precise) is a technical requirement that will be explained in Section 7 and may be ignored for the time being. As a precondition, we require not only the permission to perform an acquire read from \( \ell \), but also the knowledge that the location has been initialized. The latter is needed because reading from uninitialized locations may return any arbitrary value and thus we cannot ensure that \( Q(\ell) \) was ever established. When reading a value, we acquire \( Q(\ell) \) and give up the permission to read the same value again with ownership transfer, because otherwise it would have been possible to acquire the same \( Q(\ell) \) multiple times. Therefore, in the postcondition the assertion attached to the acquire predicate becomes

\[
Q[\ell := \text{emp}] \overset{\text{def}}{=} \lambda y. \text{ if } y = v \text{ then } \text{emp} \text{ else } Q(y).
\]

This allows further reads of the same value, but consequent reads will simply not gain any ownership. At any point, it is also possible to do a relaxed read and acquire no ownership.

\[
\{ \text{Init}(\ell) \ast [\text{Acq}(\ell, Q)] \} [\ell]_{\text{rlx}} \{ [\text{Acq}(\ell, Q)] \} \text{ (R-RLX)}
\]
Note that this rule does not assert anything about the value read. A more useful rule is the following, which asserts that the value read must be one that may have been written.

$$\begin{align*}
\{ \text{Init}(\ell) \} & \xrightarrow{\ell} [v. \text{Acq}(\ell, Q) \land (Q(v) \neq \text{false})] \\
\{ \text{Acq}(\ell, Q) \} & \xrightarrow{\ell} [v. \text{Acq}(\ell, Q) \land (Q(v) \neq \text{false})] \\
\end{align*}$$

(R-RLX*)

Similar to [W-RLX*], this latter rule is not sound in C11, but is so in the strengthened model of Section [6].

In RSL, we permit multiple readers to read the value written by a single release write. Concretely, consider the scenario where thread A initializes two data structures and signals by a release write that it has finished its work. Then thread B can do an acquire read and notice that A has finished its initialization and then access the first data structure non-atomically. Likewise, thread C can do an acquire read and access the second data structure non-atomically. Such an execution does not have data races and should therefore be permitted. In terms of our program logic, this means that acquire read permissions should be splittable and joinable as follows:

$$\text{Acq}(\ell, Q_1) \ast \text{Acq}(\ell, Q_2) \iff \text{Acq}(\ell, v. Q_1(v) \ast Q_2(v))$$

(ACQ-SPLIT)

Read-Modify-Write Instructions The next new assertion form, $\text{RMWAcq}(\ell, Q)$, is used in the following proof rule for atomic compare-and-swaps.

$$
\begin{align*}
P & \Rightarrow \text{Init}(\ell) \ast \text{RMWAcq}(\ell, Q) \ast \text{true} \\
\forall v. Q(v) & \Rightarrow \text{Rel}(\ell, Q'') = \text{true} \\
\forall x. X & \in \{ \text{rel, rlx} \} \Rightarrow Q(v) = \text{emp} \\
\forall x. X & \in \{ \text{acq, rlx} \} \Rightarrow Q'(v') = \text{emp} \\
\{ P \} & \xrightarrow{\ell} y. y \neq v \Rightarrow R \\
\{ P \} & \xrightarrow{\ell} \text{CAS}_{X,Y}(\ell, v, v') \{ y. R \} \\
\end{align*}
$$

(CAS*)

The rule has five premises. First, the precondition must ensure that we have permission to do a RMW-read from $\ell$ and acquire ownership of $Q(v)$. Second, we require the update performed by the successful CAS to be valid: that is, to have the necessary release permission, to satisfy $Q'(v')$, the assertion that is to be transferred away, and to separately also satisfy the postcondition. As a precondition for this update, we get to assume not only that the initial precondition holds, but also that we have access to the state acquired by ownership transfer, $Q(v)$.

The next two premises take the access modes into account, suitably restricting the ownership that can be acquired or released. If the successful CAS is of release or relaxed kind, then it does not synchronize with the write whose value it read, so it should not acquire any ownership. This is ensured by demanding that $Q(v) = \text{emp}$. Symmetrically, if the successful CAS is of acquire or relaxed kind, it does not synchronize with the reads seeing the value it produced, so it should not release any ownership. This is ensured by demanding that $Q'(v') = \text{emp}$.

Finally, we require that failed CASs also satisfy the postcondition, $R$, under the assumption that a value different from the expected one was read.

In its general form, the $\text{CAS}*$ rule is sound in the strengthened model of Section [6]. In the standard model, it is sound only when $X \in \{ \text{rel, acq, sc} \}$.

Unlike multiple normal reads, multiple successful CAS instructions cannot all read from (and therefore potentially synchronize with) the same write. This follows from the AtomicRMW axiom, which requires RMW actions to read from the immediately preceding write in mo-order. Therefore, it is sound to duplicate the RMW-acquire permission,

$$\text{RMWAcq}(\ell, Q) \iff \text{RMWAcq}(\ell, Q) \ast \text{RMWAcq}(\ell, Q')$$

(RMW-SPLIT)

because the semantics ensures that at most one process will effectively be able to use this permission at any given instant.

In order to be able to prove the last premise of the CAS* rule, we also support the following rule, allowing us to carve out a plain acquire permission from an RMW-acquire one.

$$\forall v. Q'(v) = \text{emp} \lor Q(v) = Q'(v) = \text{false} \ \Rightarrow \ \text{RMWAcq}(\ell, Q) \iff \text{RMWAcq}(\ell, Q) \ast \text{Acq}(\ell, Q')$$

(RMW-ACQ-SPLIT)

The premise of [RMW-ACQ-SPLIT] ensures that the assertion that we have carved out for plain reads is empty, except perhaps for the values where $Q'(v)$ is false, in which case $Q'(v)$ may also be false.

Allocation of Atomic Locations Whenever a new atomic location is allocated, the verifier is free to choose a suitable ownership assertion $Q$ and attach it to the newly allocated location, and moreover to choose whether the ownership of $Q$ will be acquired using plain reads or using successful CASs. We thus have the following two rules.

$$\{ \text{emp} \} \text{alloc}(\ell, \text{Rel}(\ell, Q) \ast \text{Acq}(\ell, Q))$$

(A-R)

$$\{ \text{emp} \} \text{alloc}(\ell, \text{Rel}(\ell, Q) \ast \text{RMWAcq}(\ell, Q))$$

(A-M)

Following the C standard, newly allocated locations are not initialized, and thus do not generate the Init(\ell) permission required for reading them. To enable reading from these locations, the programmer must first initialize them by performing a plain write as we have already seen.

Non-Atomic Locations Finally, the rules for non-atomic accesses are exactly as in concurrent separation logic. Allocation returns an uninitialized new cell with full permission; writing requires full permission of a location (whether initialized or not), whereas reading works also with partial permission but requires the location to be initialized.

$$\{ \text{emp} \} \text{alloc}(\ell, \text{Uninit}(x))$$

(A-NA)

$$\{ \ell \xrightarrow{1} \_ \lor \text{Uninit}(\ell) \} \{ [v]_{\text{na}} := v \} \{ \ell \xrightarrow{1} v \}$$

(W-NA)

$$\{ \ell \xrightarrow{k} v \} \{ [x, x = v \land \ell \xrightarrow{k} v] \}$$

(R-NA)
Let \( \mathcal{Q}_J(v) \) define (\( v = 0 \wedge \text{emp} \) \( \lor (v = 1 \wedge J) \)
\[ \text{Lock}(x, J) \text{def} = \text{Rel}(x, \mathcal{Q}_J) * \text{RMWAcq}(x, \mathcal{Q}_J) * \text{Init}(x) \]

\text{new_lock()} \text{def} = \{ J \} 
\text{let } x = \text{alloc()} \text{ in} 
\{ J * \text{Rel}(x, \mathcal{Q}_J) * \text{RMWAcq}(x, \mathcal{Q}_J) \}
\{ x[\text{rel}] := 1 \} 
\{ \text{Lock}(x, J) \} 
\text{unlock}(x) \text{def} = 
\{ J * \text{Lock}(x, J) \} 
\{ x[\text{rel}] := 1 \} 
\{ \text{Init}(x) * \text{Lock}(x, J) \} 
\{ \text{Lock}(x, J) \} 
\text{lock}(x) \text{def} = 
\{ \text{Lock}(x, J) \} 
\text{repeat} 
\{ \text{Lock}(x, J) \} 
\text{spin}(x); 
\{ \text{Lock}(x, J) \} 
\text{CAS}_{\text{acq, rel}}(x, 1, 0) 
\{ y. \text{Lock}(x, J) * \} 
\{ y = 1 \wedge J \lor y = 0 \wedge \text{emp} \} 
\text{end} 
\{ J * \text{Lock}(x, J) \} 
\text{Figure 7.} \text{ Verification of the lock module.}

Let \( \mathcal{Q}(x) \) define if \( x = 0 \) then \text{emp} else \( a \rightarrow 7 \)
\{ emp \}
\text{let } a = \text{alloc()} \text{ in} 
\{ \text{Uninit}(a) \} 
\text{let } c = \text{alloc()} \text{ in} 
\{ \text{Uninit}(a) * \text{Rel}(c, Q) * \text{Acq}(c, Q) \}
\{ c[\text{rel}] := 0; \}
\{ \text{Uninit}(a) * \text{Rel}(c, Q) * \text{Acq}(c, Q) * \text{Init}(c) \}
\{ \text{Uninit}(a) * \text{Rel}(c, Q) \} \| \{ \text{Acq}(c, Q) * \text{Init}(c) \}
\{ a[\text{na}] := 7 \}
\{ a \rightarrow 7 * \text{Rel}(c, Q) \}
\{ c[\text{rel}] := 1 \}
\{ \text{Rel}(c, Q) \} 
\{ a[\text{na}] := a[\text{na}] + 1 \}
\{ a \rightarrow 8 * \text{true} \}
\text{Figure 8.} \text{ Verification of the message passing example.}

These rules ensure that all accessed location have been allocated and there are no races on non-atomic memory locations, and moreover that only initialized locations are read.

5. Examples

We now illustrate RSL by proving simple race-free programs involving release-acquire synchronization patterns. Ownership transfer along those release-acquire synchronizations is necessary to prove them correct, that is, to show that they are memory safe and do not contain data races. To make the proof outlines more concise, we define the following shorthand notations.

\[ \text{Emp} \text{def} = \lambda v. \text{emp} \]
\[ \text{IAcq}(\ell, v, P) \text{def} = \text{Init}(\ell) * \text{Acq}(\ell, \text{Emp}[v := P]) \]
\[ \text{IRMWAcq}(\ell, v, P) \text{def} = \text{Init}(\ell) * \text{RMWAcq}(\ell, \text{Emp}[v := P]) \]

\text{Figure 7. } \text{Lock Module} \text{ As our first example, we consider the lock module introduced in Figure 1. Here we show that any invariant } J \text{ may be attached to a lock so that we get the same specifications as in concurrent separation logic:}

\[ \{ J \} \text{ new_lock()} \{ x. \text{Lock}(x, J) \} \]
\[ \{ \text{Lock}(x, J) \} \text{ lock}(x) \{ J * \text{Lock}(x, J) \} \]
\[ \{ J * \text{Lock}(x, J) \} \text{ unlock}(x) \{ \text{Lock}(x, J) \} \]
\[ \text{Lock}(x, J) \iff \text{Lock}(x, J) \]

As expected, creating a lock requires the invariant \( J \) to hold initially and returns a token confirming that the lock exists and protects the invariant \( J \). Acquiring the lock requires this token and obtains ownership of the invariant. Conversely, releasing the lock requires the invariant to hold and transfers it away. Finally, the token saying that \( x \) is a lock protecting resource \( J \) can be freely duplicated.

To derive this specification, we define the predicates:

\[ \mathcal{Q}_J(v) \text{def} = (v = 0 \wedge \text{emp}) \lor (v = 1 \wedge J) \]
\[ \text{Lock}(x, J) \text{def} = \text{Rel}(x, \mathcal{Q}_J) * \text{RMWAcq}(x, \mathcal{Q}_J) * \text{Init}(x) \]

The \( \mathcal{Q}_J(v) \) predicate describes the invariant associated with the location \( x \) implementing the lock. It assigns empty ownership when the lock is held \( (v = 0 \wedge \text{emp}) \), and ownership of the invariant, \( J \), when the lock is free \( (v = 1 \wedge J) \). The \( \text{Lock}(x, J) \) predicate contains permissions to access the lock by performing release-writes and acquire-RMWs. It also contains the knowledge that the lock is initialized.

In \text{new_lock}(), we use the \text{A-M} and \text{W-REL} rules to initialize the location and transfer away the ownership of \( J \). Similarly, in \text{unlock}(x), we use the \text{W-REL} to transfer away the ownership of \( J \) and then the \text{INIT-SPLIT} rule to remove the duplicate \text{Init}(x) fact. In \text{lock}(x), we use the \text{R-RLX} rule for the relaxed optimistic read in the \text{spin}(x) loop, and then the \text{CAS} and the \text{R-RLX} rules to deal with the \text{CAS}. Finally, the fact that the \text{Lock}(x, J) predicate can be freely duplicated follows immediately from \text{REL-SPLIT} \text{RMW-SPLIT} \text{ and INIT-SPLIT}.

\text{Figure 5. Message Passing} \text{ As our second example, we consider the message passing idiom of Figure 5. Here, by constructing a proof, we conclude that the program has no data races and moreover, when both threads terminate, we have } [a] = 8 \text{. The proof illustrates the use of the } \text{Acq}(-, -) \text{ predicate, and the rules } \text{A-NA} \text{, } \text{A-R} \text{, } \text{W-RLX} \text{, } \text{W-NA} \text{, } \text{W-REL} \text{, } \text{R-ACQ} \text{, and } \text{R-NA} \text{.}

\text{Figure 9. Partial Ownership Transfer} \text{ Our next example is a variant of the message passing program we have just seen, where after the synchronization between the two threads, both threads read from } a \text{. This is valid because two concurrent read accesses do not count as a data race.}

In order to verify this program, we use fractional permissions and transfer the partial ownership of the non-atomic location \( a \) from the first to the second thread. The first thread writes to } a \text{, and then performs a release write to } x \text{, giving}
away the partial permission \( a \mapsto 2 \) (using the \( \text{w-REL} \) rule). With its remaining \( a \mapsto 2 \) permission, it then reads \( a \) using the \( \text{R-NA} \) rule. The second thread synchronizes with the write to \( x \) and gets the \( a \mapsto 2 \) permission (using the \( \text{R-ACQ} \) rule), after which it reads \( a \) and also gets the value 2 (using the \( \text{R-NA} \) rule).

**Figure 10** Transfer of Permission in Both Directions

Our next example demonstrates the use of CAS directly to implement a simple mutual exclusion lock. (We could of course use the lock module verified previously, but we include this example in order to demonstrate the \( \text{CAS}^* \) rule again.) Here, for a change, we implement a non-blocking “tryLock” command using a conditional, rather than a blocking locking command using a loop.

The lock is implemented by a single location, \( \text{lock} \), storing 0 if the lock is free and 1 if it is held. (This is opposite to the convention of the earlier lock module.) The lock protects a resource invariant describing the memory cell \( a \). Initially, the first thread starts with the lock acquired and owning \( a \): it establishes the resource invariant and releases the lock. The other two threads start without knowing that the lock was initially held; they both have the permission to write the value 1 to the lock without releasing any owner-ship, \( \text{Rel}(\text{lock}, 1, \text{emp}) \). By itself, this permission is pretty useless: the threads can do a blind relaxed-atomic write to \( \text{lock} \) setting its value to 1 (acquired) but without gaining any information. What makes this permission useful, is its combination with the other permission they have, namely to read the state of an unacquired lock with a CAS and get ownership of the resource invariant. Successfully performing the CAS enables them to later release the lock with the same resource invariant.

6. Dealing with Relaxed Memory Accesses

A serious deficiency of the C11 memory model is that it allows “out of thin air” reads, as illustrated by the program in Figure 11 adapted from Batty et al. (2013).

In this program, two locations are initialized with the value 0, and then two threads are forked, each writing 1 to the one location provided the other already has the value 1. Intuitively, one would expect that the writes would never be executed, but actually the C11 concurrency model permits this outcome. The questionable execution, depicted in Figure 12, is consistent as the two reads can get the value 1 by reading from the corresponding conditional stores.

This counterintuitive behaviour is extremely problematic for formal reasoning as it inhibits even the simplest form
let \( a = \text{alloc()} \) in \([a]_{\text{rlx}} := 0;\)

\[
\begin{align*}
\text{let } b &= \text{alloc()} \text{ in } [b]_{\text{rlx}} := 1; \\
&\left(\forall b \in \text{Loc} \right) \text{let } b = [b]_{\text{rlx}} \text{ in } \left( [b]_{\text{rlx}} := 1 \right)
\end{align*}
\]

\[
\left( [a]_{\text{rlx}} < 20 \right) \text{ then print } [a]_{\text{rlx}}
\]

Figure 13. Program showing that range analysis is unsound under C11.

of thread-local reasoning, that of non-relational conjunctive invariants (i.e., invariants where each conjunct describes a property of only one variable). Intuitively, in the previous program, one would expect the invariant

\[
[a]_{\text{rlx}} = 0 \land [b]_{\text{rlx}} = 0
\]

to hold throughout the parallel composition since it holds initially and is preserved by every ‘reachable’ atomic statement of the program, arguing that the conditional stores are not reachable because the conditions are unsatisfiable according to the invariant. This kind of reasoning is performed by standard compiler optimizations such as “sparse conditional constant propagation” (Wegman and Zadeck 1991).

Note that with the \textbullet \text{W-RLX}\textbullet and \textbullet \text{R-RLX}\textbullet rules, we can easily prove that if we were to read \([a]\) at the end of the program, we would get 0. (To do so, pick \(Q := (\forall x. x = 0)\) in the allocation rule for both locations.) This shows that these two rules are unsound under C11.

Observe that the same problematic execution remains consistent even if we strengthen either the relaxed reads to acquire/SC reads or (exclusively) the relaxed writes to release/SC writes. To make this execution inconsistent, we have to strengthen both the reads and the writes except at most one access. This means that even adding one of the \textbullet \text{W-RLX}\textbullet and \textbullet \text{R-RLX}\textbullet rules is unsound.

Global Range Analysis A concrete optimization that is unsound under C11 is global range analysis. Consider the program in Figure 13. An optimizing compiler may argue that the test \([a]_{\text{rlx}} < 20\) will always succeed because \([a]\) and \([b]\) store either 0 or 1, and therefore replace the conditional expression by the then branch. Somewhat surprisingly, under C11, this transformation introduces new behaviour and is therefore unsound. Because of the causal dependency cycle, the \([a]_{\text{rlx}}\) read can return any arbitrary value. Therefore, the transformed program can print any arbitrary value, while the original one could only print values less than 20.

A Crude Fix to the Model Since even this very basic reasoning is unsound for relaxed accesses, we decided to strengthen the C11 concurrency model with the following axiom stating that \(\text{hb} \cup \text{rf}\) must be acyclic (i.e., its transitive closure must be irreflexive).

\[
\text{acyclic}(\text{hb} \cup \text{rf}(a, a) \mid a \in \mathcal{A}) \quad (\text{StrongAcyclicHB})
\]

where \(\text{acyclic}(R) \coloneqq \exists x \in \mathcal{A}. \ R^+(x, x).\)

With this additional axiom, we can also show the soundness of the “starred” rules for relaxed memory accesses presented in the previous section. In contrast, the soundness of the other rules does not depend on this axiom.

Notice that when adding this strong acyclicity condition, we can drop the strictly weaker \textbullet \text{IrreflexiveHB} axiom, as well as the \(\neg \text{hb}(b, a)\) conjunct from the ConsistentRF axiom. We can further drop the slightly awkward ConsistentRF axiom, and still have the soundness proof go through, because all the proof really needs to know is that the write precedes the read in some well-founded order. In the absence of causal cycles, this order need not be \text{hb} : we can instead take it to be \(\text{hb} \cup \text{rf}\).

Simple though our proposed fix might seem, it is not perfect. Alas, the \textbullet \text{StrongAcyclicHB} consistency axiom precludes the reordering of independent instructions, a transformation that compilers and processors with out-of-order execution units frequently perform. To illustrate the problem, consider the program in Figure 14, a slight variant of the program in Figure 11 where the writes to \([b]\) and \([a]\) are now independent of the earlier reads from \([a]\) and \([b]\) respectively. The problem is that when operating at the level of single executions, one cannot distinguish whether the \(\text{hb} \cup \text{rf}\) cycle in the execution shown in Figure 12 constitutes a dependency cycle or not. If the execution comes from the program in Figure 11, the cycle should clearly be outlawed, but if it comes from the program of Figure 14, the cycle is harmless and should be allowed. Distinguishing these two cases is not easy and seems to require a radical change to the C11 model. Clearly, this lies beyond the scope of this paper.

7. Semantics and Soundness

In this section, we define the semantics of assertions and Hoare triples, and prove that our logic is sound with respect to the C11 memory model.

7.1 Semantics of Assertions

To define the meaning of separation logic assertions, we need an underlying separation algebra, i.e. a commutative partial monoid. To interpret the Acq and Rel assertions, our model of heaps will have to store assertions, which in turn represent sets of heaps. If we naively write down the domain equation, we will get an equation of the form,

\[
\text{Heap}_{\text{spec}} \equiv \text{Loc} \rightarrow (\ldots + \ldots \times \mathcal{P}(\text{Heap}_{\text{spec}})),
\]

which does not have a solution in Set. Therefore, we either have to move to a more advanced category such as bounded
ultrametric spaces (Birkedal et al. 2010), or change the equation to avoid the problematic recursion.

Here, for simplicity, we do the latter and cut the cycle by storing syntactic assertions, Assn, instead of semantic assertions, \( \mathcal{P}(\text{Heap}_{\text{spec}}) \), within heaps. Simply storing syntactic assertions is, however, insufficient because we want the heap model to form a separation algebra and to support the conversions rules [REL-SPLIT] and [ACQ-SPLIT]. To allow these conversions, we therefore have to store syntactic assertions up to associativity and commutativity of + and ∨ and their units. Furthermore, to support [RMW-ACQ-SPLIT] we also need to equate false + false and false. Formally, we define \( \sim \) to be the smallest equivalence relation on syntactic assertions, equating the following assertions:

\[
(S1) \forall P, Q \in \text{Assn. } P + Q \sim Q + P, \\
(S2) \forall P, Q, R \in \text{Assn. } P + (Q + R) \sim (P + Q) + R, \\
(S3) \forall P \in \text{Assn. } P + \text{emp} \sim P, \\
(S4) \text{false + false} \sim \text{false}, \\
(S5) \forall P, Q \in \text{Assn. } P \lor Q \sim Q \lor P, \\
(S6) \forall P, Q, R \in \text{Assn. } P \lor (Q \lor R) \sim (P \lor Q) \lor R, \text{ and} \\
(S7) \forall P \in \text{Assn. } (P \lor \text{false}) \sim (P \lor P) \sim P.
\]

where, for convenience, we have also included idempotence for disjunction. The model of heaps, \( \text{Heap}_{\text{spec}} \), therefore is:

\[
\begin{align*}
\text{Perm} & \triangleq (0, 1] \\
\mathcal{M} & \triangleq \text{Val} \rightarrow \text{Assn}/\sim \\
\text{Heap}_{\text{spec}} & \triangleq \text{Loc} \rightarrow \left[ \text{Atom}[U + (\text{Val} \times \text{Perm})] + \text{Atom}[\mathcal{M} \times \mathcal{M} \times \mathcal{B} \times \mathcal{B}] \right]
\end{align*}
\]

Each allocated location is either non-atomic or atomic. Non-atomic locations can either be uninitialized (represented by special symbol \( U \)) or contain a value and a permission. Atomic locations contain two maps from values to syntactic assertions modulo \( \sim \) and two Boolean flags. The two maps represent the release and the acquire maps used to interpret the three assertion forms pertinent to RSL: [REL], [Acq], and [RMWAcq], with the first Boolean flag indicating whether the second map acts as a plain acquire map or as an RMW-acquire map. The second Boolean flag records whether the location has been initialized or not.

Figure 15 defines the composition of two logically disjoint heaps, \( h_1 \oplus h_2 \). Note that two logically disjoint heaps can share some locations, provided that they store compatible information about them. For non-atomic locations, they should be initialized and have compatible permissions (i.e., whose sum does not exceed the full permission, 1). For atomic locations, the two heaps must contain compatible acquire maps, represented by the predicate \( \text{adef}(b_1, \ell, Q_1, b_2, Q_2) \). This predicate is somewhat complex because acquire maps represent plain acquire or RMW-acquire permissions depending on the relevant Boolean flag. The cases are:

\[
\begin{align*}
\text{Case } b_1 \land b_2 & \Rightarrow Q_1 = Q_2, \\
\text{Case } b_1 \land \neg b_2 & \Rightarrow \text{either } Q_2(v) = \text{emp} \text{ or } Q_1(v) = Q_2(v) = \text{false}; \\
\text{Case } \neg b_1 \land b_2 & \text{ symmetrically to the previous case; and} \\
\text{Case } \neg b_1 \land \neg b_2 & \text{ no conditions.}
\end{align*}
\]

Given these definitions, we can show that \( (\text{Heap}_{\text{spec}}, \oplus, \emptyset) \) forms a separation algebra, which in turn means that it is a good model for separation logic assertions.

**Lemma 1.** \( (\text{Heap}_{\text{spec}}, \oplus, \emptyset) \) forms a separation algebra. That is, \( \oplus \) is associative, commutative, and has \( \emptyset \) as its identity element.

In the proof of this lemma, property S4 is required to show associativity; replacing S4 with the more general property \( \forall P \in \text{Assn. } P \ast \text{false} \sim \text{false} \) breaks associativity.

We remark that in contrast to most models for separation logic, our \( \oplus \) is not cancellative. For example, consider the heap \( h_1 = \{ \ell \mapsto \text{Atom}[\text{False}, \text{Emp}, \text{false}, \text{true}] \} \). Clearly, \( h_1 \neq \emptyset \) and yet \( h_1 \oplus h_1 = h_1 = h_1 \oplus \emptyset \). In practice, the lack of cancellativity does not affect reasoning about RSL assertions. It also does not mean that the heap model contains 'junk' information. Indeed, the heap \( h_1 \) is used to model the assertion \( \text{Init}(\ell) \), and we want \( h_1 \oplus h_1 = h_1 \) to validate [INIT-SPLIT]
Definition 1 (Assertion Semantics). Let \([-\text{-}]:\text{Assn} \rightarrow \mathbb{P}(\text{Heap}_{\text{spec}})\) be:

\[
\begin{align*}
[-\text{false}] & \overset{\text{def}}{=} \emptyset \\
\{P \Rightarrow Q\} & \overset{\text{def}}{=} \{h | h \in \{P\} \implies h \in \{Q\}\} \\
\{\forall x, P\} & \overset{\text{def}}{=} \{h | \forall v, h \in \{P[v/x]\}\} \\
[-\text{emp}] & \overset{\text{def}}{=} \emptyset \\
\{P \ast Q\} & \overset{\text{def}}{=} \{h_1 \uplus h_2 | h_1 \in \{P\} \land h_2 \in \{Q\}\} \\
[-\text{Uninit}(\ell)] & \overset{\text{def}}{=} \{\{\ell \mapsto \text{NA}[U]\}\} \\
\{\ell \mapsto v\} & \overset{\text{def}}{=} \{\{\ell \mapsto \text{NA}[v, k]\}\} \\
[-\text{Init}(\ell)] & \overset{\text{def}}{=} \{\{\ell \mapsto \text{Atom}[\text{false}, \text{emp}, \text{false}]\}\} \\
\{\text{Rel}(\ell, Q)\} & \overset{\text{def}}{=} \{\{\ell \mapsto \text{Atom}[Q, \text{emp}, \text{false}]\}\} \\
[-\text{Acq}(\ell, Q)] & \overset{\text{def}}{=} \{\{\ell \mapsto \text{Atom}[\text{false}, Q, \text{false}, \text{false}]\}\} \\
\{\text{RMWAcq}(\ell, Q)\} & \overset{\text{def}}{=} \{\{\ell \mapsto \text{Atom}[\text{false}, Q, \text{true}, \text{false}]\}\}
\end{align*}
\]

where False \overset{\text{def}}{=} \lambda v. \text{false} and Emp \overset{\text{def}}{=} \lambda v. \text{emp}.

Figure 16. Definition of the semantics of assertions.

Equipped with specification heaps, \(\text{Heap}_{\text{spec}}\), we proceed to the semantics of assertions. These are given as a function \([-\text{-}]:\text{Assn} \rightarrow \mathbb{P}(\text{Heap}_{\text{spec}})\) in Figure 16.

A basic property of the assertion semantics, that justifies treating stored assertions up to \(\sim\), is that \(\sim\)-related assertions have the same semantics.

Lemma 2. If \(P \sim Q\), then \(\{P\} = \{Q\}\).

Moreover, we can easily show that our model validates the logical entailments of Section 4.

Lemma 3. The properties \text{REL-SPLIT}, \text{ACQ-SPLIT}, \text{RMW-SPLIT}, \text{RMW-ACQ-SPLIT}, and \text{INIT-SPLIT} hold universally.

Finally, we say that an assertion is \textit{precise} if and only if it uniquely determines a subheap where it holds. The definition is standard (O’Hearn 2007), but due to the lack of cancellativity of \(\uplus\) we require both the heaps satisfying the assertion to be equal (\(h_1 = h'_1\)) as well as their remainders (\(h_2 = h'_2\)). If \(\uplus\) were cancellative, then either of the equalities would suffice as it would imply the other.

Definition 2 (Precision). An assertion is \textit{precise}, denoted \text{precise}(P), if and only if for all \(h_1, h'_1, h_2, h'_2\), if \(h_1 \in \{P\}\) and \(h_2 \in \{P\}\) and \(h_1 \uplus h'_1 = h_2 \uplus h'_2 \neq \text{undef}\), then \(h_1 = h'_1\) and \(h_2 = h'_2\).

7.2 Semantics of Hoare Triples

We move on to the meaning of RSL triples, \(\{P\} E \{y, Q\}\). To handle both models—the C11 standard one and the strengthened one of Section 4—we parametrize the definitions of the semantics of triples and all auxiliary definitions with respect to the model. For notational simplicity, however, we will present the definitions only for the strengthened model and we will note in text any differences for the standard C11 model.

Given an execution \(\mathcal{X} = \langle A, \text{lab}, \text{sb}, \text{rf}, \text{mo}, \text{sc}\rangle\), we define the helper functions: \(\text{SBin}_\mathcal{X}(a)\), \(\text{SOut}_\mathcal{X}(a)\), \(\text{SWin}_\mathcal{X}(a)\), and \(\text{SWOut}_\mathcal{X}(a)\), to get the set of sb/sw incoming/outgoing edges of an action \(a \in \mathcal{A}\). Given also a set of actions, \(V \subseteq \mathcal{A}\), we denote the set of its hb and rf predecessors as \(\text{Pre}_\mathcal{X}(V)\).

\[
\text{Pre}_\mathcal{X}(V) \overset{\text{def}}{=} \{a | \exists b \in V. \text{hb}(a, b) \lor a = \text{rf}(b)\}
\]

This definition is very useful because we will generally be considering sets of actions \(V\) that are prefix-closed, namely \(\text{Pre}_\mathcal{X}(V) \subseteq V\), and we will be growing such sets by adding one action at a time while maintaining prefix-closure. Doing so is always possible for consistent executions because of the StrongAcyclicHB axiom. In the standard C11 model, we have to resort to a stronger definition of \(\text{Pre}_\mathcal{X}(V)\) that includes only the hb edges, not arbitrary rf edges as well.

\[
\text{Pre}^\text{standard, C11}_\mathcal{X}(V) \overset{\text{def}}{=} \{a | \exists b \in V. \text{hb}(a, b)\}
\]

To define the meaning of RSL triples, we will generally be annotating hb-edges with appropriate heaps. When doing so, however, it will be important to distinguish between happens-before edges that occur because of an sb-edge and those that occur because of an sw-edge. We therefore introduce the following definition that tags them accordingly.

Definition 3 (Tagged Happens Before). Given an execution \(\mathcal{X}\), let \(\text{thb}_\mathcal{X}\) be a tagged union of \(\text{sb}_\mathcal{X}\) and \(\text{sw}_\mathcal{X}\), constructed as follows

\[
\text{thb}_\mathcal{X} \overset{\text{def}}{=} \{\text{"sb"}, a, b | (a, b) \in \text{sb}_\mathcal{X}\} \cup \{\text{"sw"}, a, b | (a, b) \in \text{sw}_\mathcal{X}\}
\]

For a program expression, \(E\), we denote \(C[E]\) as the set of its \textit{consistent contextual executions}. These executions are obtained by plugging in an execution of \(E\) in some arbitrary execution context, such that the whole execution is consistent, as follows.

\[
C[E] \overset{\text{def}}{=} \{\langle \text{res}, \text{A}_{\text{ctx}}, \text{A}_{\text{prg}}, \mathcal{X}, \text{fst}, \text{lst}\rangle | \forall \text{lab}_{\text{ctx}}, \text{lab}_{\text{prg}}, \exists \text{sb}, \exists \text{sb}_{\text{prg}} = \text{sb} \cap (\text{A}_{\text{prg}} \cap \text{A}_{\text{ctx}}), \text{X} = \langle \text{A}_{\text{ctx}} \cup \text{A}_{\text{prg}}, \text{lab}_{\text{ctx}} \cup \text{lab}_{\text{prg}}, \text{sb}, \text{lst}, \text{lst}\rangle \land (\text{res}, \text{A}_{\text{prg}}, \text{lab}_{\text{prg}}, \text{sb}_{\text{prg}}, \text{lst}, \text{lst}) \in [E] \land (\exists a. \text{sb}(a, \text{fst})) \land (\exists b. \text{sb}(\text{lst}, b)) \land \text{Consistent}(\mathcal{X})\}
\]

In the definition of \(C[E]\), we require that (1) the part of the execution corresponding to the expression matches its semantics, (2) \(\text{fst}\) has a unique sb-predecessor, (3) \(\text{lst}\) has a unique sb-successor, and (4) the entire execution is consistent. The requirements about the unique predecessor of \(\text{fst}\) and the unique successor of \(\text{lst}\) will be used for selecting unique edges responsible for carrying the expression’s precondition and postcondition.

To define the meaning of RSL triples, we will annotate the \(\text{thb}\)-edges of consistent contextual executions with heaps. We will call such functions, \(\text{hmap} : \text{thb}_\mathcal{X} \rightarrow \text{Heap}_{\text{spec}}\).
**Definition 4** (Local annotation validity). Given an execution, $\chi = (A, \text{lab}, \text{sb}, \text{rf}, \text{mo}, \text{sc})$, a heap map, $\text{hmap} : \text{thb}_{\chi} \rightarrow \text{Heap}_{\text{spec}}$, and a set of actions $V \subseteq A$, the predicate $\text{Valid}(\text{hmap}, V)$ holds if and only if for all actions $a \in V$, there exist $\ell, v, Q, Q', Q''$, $Z, h_1, h'_1, h_2, h_F, h_{\text{sink}}$ such that

\[
\begin{align*}
\text{lab}(a) &= \text{skip} \\
\lor \ hmap(\text{SBin}_{\chi}(a)) &= hmap(\text{SBout}_{\chi}(a)) \oplus h_{\text{sink}} \\
\text{lab}(a) &= \text{Wz}(\ell, v) \land Z \in \{\text{rlx, rel, sc}\} \\
\lor \ h_1 &= \{\ell \mapsto \text{Atom}(Q, \text{Emp, false, } \_\_\_)\} \\
\lor \ h'_1 &= \{\ell \mapsto \text{Atom}(Q, \text{Emp, false, true})\} \\
\lor \ h_2 &= \{\ell \mapsto \text{Wz}(\ell, v) \oplus \text{SBin}_{\chi}(a)) \oplus h_{\text{sink}} \land h_2 \in [\text{Q}(v)]\} \\
\lor \ hmap(\text{SBin}_{\chi}(a)) &= h_1 \oplus h_2 \oplus h_{\text{F}} \\
\lor \ hmap(\text{SBout}_{\chi}(a)) &= h'_1 \oplus h_2 \\
\lor \ (Z \in \{\text{rlx} \implies Q(v) = \text{emp}\}) \\
\lor \ (Z \in \{\text{rlx, rel} \implies Q(v) = \text{emp}\}) \\
\lor \ (Z \in \{\text{rlx, acq} \implies Q(v') = \text{emp}\})
\end{align*}
\]

**Definition 5** (Configuration safety). Given sets of actions, $A_{\text{ctx}}$ and $A_{\text{prog}}$, an execution $\chi = (A_{\text{prog}} \cup A_{\text{ctx}}, \text{lab}, \text{sb}, \text{rf}, \text{sc})$, a natural number, $n \in \mathbb{N}$, a set of actions, $V$, a heap map, $\text{hmap} : \text{Resp}_{\chi}(V) \rightarrow \text{Heap}_{\text{spec}},$ a distinguished final action, $\text{lst} \in A_{\text{prog}}$, and a set of heaps, $Q$, we define $\text{safe}_{V}^{X}(V, \text{hmap}, A_{\text{ctx}}, A_{\text{prog}}, \text{lst}, Q)$ by structural recursion on $n$ as follows:

\[
\begin{align*}
\text{safe}_{V}^{0}(V, \text{hmap}, A_{\text{ctx}}, A_{\text{prog}}, \text{lst}, Q) &= \text{true} \\
\text{safe}_{V}^{n+1}(V, A_{\text{ctx}}, A_{\text{prog}}, \text{lst}, Q) &= \text{false}
\end{align*}
\]

\[
\begin{align*}
\text{safe}_{V}^{n+1}(V, A_{\text{ctx}}, A_{\text{prog}}, \text{lst}, Q) &= \text{false} \\
\text{safe}_{V}^{n+1}(V, A_{\text{ctx}}, A_{\text{prog}}, \text{lst}, Q) &= \text{false}
\end{align*}
\]

**Figure 17.** Definitions of annotation validity and configuration safety.

heap annotations or heap maps. For each thb-edge, it is important to decide who is responsible for choosing a heap to annotate that edge with: is it the program itself or is it its environment? Therefore, given a set of program actions $A \subseteq A$, we define the set, $\text{Resp}_{\chi}(A)$ of edges whose annotation is the responsibility of the program.

\[
\text{Resp}_{\chi}(A) \overset{\text{def}}{=} \bigcup_{a \in A} (\text{SBout}_{\chi}(a) \cup \text{SWin}_{\chi}(a))
\]

This definition describes some explanation.

First, as expected, the program is responsible for correctly annotating its outgoing sequenced-before edges. Conversely, it can assume that incoming sb-edges are correctly annotated. This part is consistent with the usual semantics of Hoare triples: the program may assume the precondition holds when starting its execution, and must establish the postcondition when returning.

What is perhaps a bit unusual is that the program is also responsible for the annotations on the incoming synchronization edges, and not the outgoing ones. This is because when an acquire read synchronizes with a release write, it is the reader that ‘knows’ how much state ownership is to be transferred along the sw-edge. The writer simply knows how much total ownership is to be transferred away from itself, but not how this is to be distributed to the various readers that synchronize with the write.

In a slight abuse of notation, given a heap annotation, $\text{hmap}$, and a set of context edges, $S \subseteq \text{thb}_{\chi}$, we will let $\text{hmap}(S) \overset{\text{def}}{=} \bigoplus_{x \in S \cap \text{dom}(\text{hmap})} \text{hmap}(x)$.

**Annotation Validity and Configuration Safety** Figure[17] contains two important auxiliary definitions. First, we have annotation validity (Definition[17]). A heap map, $\text{hmap}$ is valid up to a set of actions $V$, if and only if for every action $a \in V$, the annotation is locally valid around that action: basically the sum of the annotated heaps on the incoming edges should equal the sum of the annotated heaps on the outgoing edges, modulo the effect of action $a$. 
Second, we have configuration safety (Definition 5), defined in the style of [Vafeiadis 2011]. Here, a configuration is a set of visited actions, $V \subseteq (\mathcal{A}_{ctx} \cup \mathcal{A}_{prg})$, and heap annotation, $hmap$, annotating precisely the thb-edges for which $V$ is responsible. $	ext{safe}_n^X(V, hmap, \ldots)$ asserts that such a configuration is safe for at least $n$ further actions. Unless $n = 0$, a safe configuration must:

- Annotate the (unique) sb-outgoing edge from the command with a heap satisfying the postcondition in case the last action of the command is in $V$;
- For any “ready-to-execute” action $a$ of the command, it must be possible to extend the heap map so that it is safe also up to $a$ for $n - 1$ actions; and
- For any “ready-to-execute” action of the context, any valid extension of the heap map should be safe for $n - 1$ actions.

The informal notion of action $a$ being “ready-to-execute” is captured by the constraint that $a$ has not yet been visited whereas all its predecessors have: $a \notin V \land \text{Pre}(\{a\}) \subseteq V$.

With these auxiliary definitions, we define the meaning of RSL triples as follows:

**Definition 6** (Meaning of RSL triples). The Hoare triple, $\{P\} E \{y, Q\}$, holds if and only if for all $\langle \text{res}, \mathcal{A}_{ctx}, \mathcal{A}_{prg}, X, \text{fst}, \text{lst} \rangle \in \mathcal{C}[E]$, for all $V \subseteq \mathcal{A}_{ctx}$ such that $\text{Pre}_X(V) \subseteq V$, for all $hmap \in \text{Resp}_X(V) \rightarrow \text{Heap}_{\text{spec}}$, for all $R \in \text{Assn}$, if $hmap(\text{SBin}_X(\text{fst})) \in [P \land R]$ and $\text{Valid}(hmap, V)$, then for all $n \in \mathbb{N}$, $	ext{safe}_n^X(V, hmap, \mathcal{A}_{ctx}, \mathcal{A}_{prg}, \text{lst}, \text{Post})$.

where $\text{Post} = \begin{cases} \llbracket Q[v/y] \land R \rrbracket & \text{if } \text{res} = v \\ \text{Heap}_{\text{spec}} & \text{if } \text{res} = \bot. \end{cases}$

The definition says that for any consistent contextual execution of $E$, all valid configurations annotating only the context edges and satisfying the precondition on the (unique) incoming sb-edge to the program, are safe for any number of steps. As is common in the definitions of the meaning of separation logic triples, the definition bakes in the frame rule—that is, it quantifies over all assertions $R$ and star-conjoins $R$ to the precondition and the postcondition.

### 7.3 Memory Safety and Race Freedom

The soundness proof of RSL consists of two parts. First, we have to show that every proof rule of $\mathcal{E}$ is a valid entailment according to the semantics of Hoare triples in Definition 6. Second, we have to show that RSL triples denote something useful for program executions, for example that they do not contain any data races nor any dangling reads.

We start with the second task as it is somewhat simpler. More specifically, we shall show that any consistent execution of a verified program under the true precondition is (a) memory safe, (b) has no uninitialized reads, (c) has no data races, and (d) if the program terminates, its postcondition is satisfiable. By memory safety, we mean that allocation of a location must happen before any action reading or writing that location.

**Definition 7**. An execution is memory safe if and only if $\forall a \in \mathcal{A}. \text{isaccess}_a(a) \implies \exists b. \text{hb}(b, a) \land \text{lab}(b) = \Lambda(\ell)$.

Given a validly annotated execution by the heap map $hmap$, observe the following: (1) any action, $a$, accessing the location $\ell$ must have $\ell \in \text{dom}(hmap(\text{SBin}(a)))$; and (2) whenever a location is in the domain of the annotation of an edge leading to some action $b$, (i.e., when $\ell \in \text{dom}(hmap(\text{ائي}, b)))$, there must be an hb-earlier allocation action for that location. Putting these two together, we get memory safety for validly annotated executions.

Absence of reads from uninitialized locations follows by a similar argument. First, we say that a read action, $a$, reads from an uninitialized location if $\text{rf}(a) = \bot$, which from (ConsistentRFdom) means that there must be no previous write to that location. We can, however, observe that the annotation validity for read actions, $a$, requires that $hmap(\text{SBin}(a))(\ell) = \text{Atom}_{\bot, \bot, \bot}$ (for atomic locations) or $hmap(\text{SBin}(a))(\ell) = \text{NA}[v, \bot]$ (for non-atomic locations). But, in order to get one of these heaps in a valid annotation, it must be the case that there was an hb-earlier write to the same location.

Proving race-freedom is slightly more involved. First, let us formalize exactly what race-freedom is. We say that two actions are conflicting if both access the same location, at least one of them is a write, and at least one of the accesses is non-atomic (i.e., atomic accesses do not conflict with one another). An execution is race-free is all conflicting actions are ordered by hb.

**Definition 8**. Two actions $a \neq b$ are conflicting if there exists a location $\ell$ such that isaccess$_a(a)$ and isaccess$_b(b)$ and iswrite$_a(a) \lor \text{iswrite}(b)$, and mode$_a(a) = \text{na} \lor \text{mode}(b) = \text{na}.

**Definition 9**. An execution is race-free if and only if for all conflicting actions $a, b \in \mathcal{A}$, we have $\text{hb}(b, a) \lor \text{hb}(a, b)$.

To prove race-freedom, we need the notion of a set of transitions, $\mathcal{T}$, being pairwise independent. We say that $\mathcal{T}$ is pairwise independent, if there exists no pair of transitions in $\mathcal{T}$ such that one happens before the other.

**Definition 10** (Independent Edges). In an execution, $\mathcal{X}$, a set of transitions $\mathcal{T} \subseteq \text{thb}_X$ is pairwise independent, denoted $\text{PairIndep}(\mathcal{T})$, if and only if for all $\langle \_, a, a' \rangle, \langle \_, b, b' \rangle \in \mathcal{T}$, we have $\neg \text{hb}_X(a', b)$.

The crux of the race freedom proof is the following independent heap compatibility lemma, which states that in every validly annotated execution, the heaps annotated at independent edges are $\oplus$-compatible.

**Lemma 4** (Independent Heap Compatibility). For every consistent execution, $\mathcal{X}$, heap map, $hmap : \text{Resp}_X(\mathcal{A}_X) \rightarrow \text{Heap}_{\text{spec}}$, and pairwise independent set of transitions, $\mathcal{T}$, if $\text{Valid}(hmap, \mathcal{A}_X)$ holds, then $\bigoplus_{x \in \mathcal{T}} hmap(x)$ is defined.
To prove this lemma, we need the notion of the depth of a set of actions, which we take to be the number of its elements and its predecessors.

Definition 11 (Action Depth). Given an execution, $X$, the depth of a set of actions, $A \subseteq A_X$, which we denote as $D_X(A)$, is the number of actions in the set or that have happened before it, $D_X(A) = \bigcup_{n \geq 0} \mathcal{P}_X(\cdots \mathcal{P}_X(A) \cdots)$.

The depth of actions satisfies this important property:

Lemma 5. If $h_X(a, b)$, then $D_X(\{a\}) < D_X(\{b\})$.

We start with the basic result that happens before the acquire read. Consider a consistent execution $X$ with $X \subseteq A_X$, and an incoming $hmap(a, b)$ action under consideration, but also for the context program action $a$ with which the read or CAS synchronizes.

7.4 Soundness of the Proof Rules

We move on to the proofs of soundness of the individual rules. For each rule, we have to prove that it is a valid entailment given the meaning of RSL triples (Definition 5). With the exception of $\text{R-ACQ}$ and $\text{CAS}^\ast$, these proofs are relatively straightforward because the conditions imposed by local validity are almost directly enforced by the proof rules. The proofs of $\text{R-ACQ}$ and $\text{CAS}^\ast$ are more complex because we also have to annotate the incoming $sw$-edges correctly and show that the annotation is valid not only for the program action under consideration, but also for the context actions at the other end—that is, for the write or RMW action with which the read or CAS synchronizes.

We start with the $\text{R-ACQ}$ rule. Consider a consistent context execution where $A_{\text{pre}} = \{a\}$ and $\text{lab}(a) = \text{Racq}(\ell, v)$. We proceed with a case split. If $Q(v) = \text{emp}$, we can simply annotate any incoming $sw$-edges with the empty heap and set $hmap(SBout(a)) = hmap(SBin_X(a))$, which trivially preserves validity. When, however, $Q(v) \neq \text{emp}$, the situation is much more difficult, because it is not immediately obvious that there is an incoming $sw$-edge that can be annotated in a way that satisfies the local validity conditions of both the acquire-read and the release-write (or RMW) at the other end. For this case, our proof works as follows.

First, as the precondition includes $\text{Init}(\ell)$, we know that there exists a write to $\ell$ that happens before the acquire read.

Lemma 6 (Init). If $\text{Valid}(V, hmap)$ and $\text{Pre}_X(V) \subseteq V$ and $hmap(\cdots, a(\ell)) = \text{Atom}(\cdots, \text{true})$, then there exists $c \in V$ such that $\text{lab}(c) = W(\ell, \cdots)$ and $(c, a) \in h_X$.

Therefore, from the consistency axiom $\text{ConsistentRF}$, we get that $\exists w. \text{rf}(a) = w$. As $\text{Pre}_X(\{a\}) \subseteq V$, we also know $w \in V$.

Next, we will show that $w$ must be a plain atomic write that synchronizes with $a$. To see why this holds, observe that $\ell \in \text{dom}(hmap(SBin_X(w)))$ holds as $hmap$ is locally valid at $w \in V$. Now, informally, we can trace back through the $\text{thb}_X$ edges to the point where for some node $c \in V$ such that $\text{lab}(c, w)$, we have $\ell \notin \text{dom}(hmap(SBin_X(c)))$ and yet $\ell \in \text{dom}(hmap(SBout_X(c)))$. Since $hmap$ is locally valid, the only way for this to happen is if $\text{lab}(c) = \Lambda(\ell)$.

Similarly, we can follow $\text{thb}_X$ edges backwards from $a$ and find a node $d \in V$ such that $\text{lab}(d, a)$ and $\ell \notin \text{dom}(hmap(SBin_X(d)))$ and $\ell \in \text{dom}(hmap(SBout_X(d)))$. Again, since $hmap$ is locally valid, $\text{lab}(d) = \Lambda(\ell)$, and so from the consistency axiom $\text{ConsistentAlloc}$, we obtain that $c = d$. When tracing back from $a$, at each step we can show that there exist $Q'$ and $b$ such that $hmap(t_{n+1})(\ell) = \text{Atom}(\cdots, b, \cdots)$ and either $b = \text{false} \land Q'(v) \neq \text{emp}$ or $Q'(v) = \text{false}$. So, in total, we get $hmap(SBout_X(c))(\ell) = \text{Atom}(Q', b, \cdots)$ and either $b = \text{false} \land Q'(v) \neq \text{emp}$ or $Q'(v) = \text{false}$. Similarly, when tracing back from $b$, at each step we can show that whenever $hmap(t_{n+1})(\ell) = \text{Atom}(Q', b, \cdots)$, then there exists $Q''$ and $b' \neq \text{false}$ such that $hmap(t_{n+1})(\ell) = \text{Atom}(Q'', b', \cdots)$.

We have the following picture: $w$ synchronizes with $a$, but possibly also with some other reads $r_1, \ldots, r_n \in V$ and perhaps even some reads not in $V$. The local validity of $hmap$ at $w \in V$, we know that $(h_1 \oplus \cdots \oplus h_n) \in [Q'(v)]$, where each $h_i$ is the heap annotated on the $sw$-edge from $w$ to $r_i$. What remains to be shown is that we can split $h_{\text{sink}}$ further; that is, we can find $h', h_{\text{sink}}$ such that $h_{\text{sink}} = h' \oplus h_{\text{sink}}$ and $h' \in [Q(v)]$. Then, we annotate the $(\text{"sw"}, w, a)$ edge with $h'$ and $\text{SBout}_X(a)$ with $h' \oplus \text{SBin}_X(a)$, thereby ensuring local validity at both $a$ and $w$. To find such a split, we rely on the following lemma.

Lemma 7 (Well-formedness). Given a consistent execution $X$, a prefix-closed set of actions, $V \subseteq A_X$ with $\text{Pre}_X(V) \subseteq V$, a heap map, $hmap \in \text{Resp}_V(V) \rightarrow \text{Heaps}_{\text{spec}}$ that is locally valid with respect to $V$, $\text{Valid}(hmap, V)$, a pairwise
independent set of transitions $\mathcal{T}$, such that \( \{ a \mid (\_ , a , \_ ) \in \mathcal{T} \} \subseteq V \) and \( \text{hmap}(\mathcal{T})(\ell) = \text{Atom}[\_ , Q , \_ , \_ , \_ ] \), an action, \( w \), such that \( \text{lab}(w) = W(\ell , v) \) and \( \text{hmap}(\text{SBin} \chi (w))(\ell) = \text{Atom}[\_ , Q , \_ , \_ , \_ ] \), and a partial map \( R : V \rightarrow \text{Assn} \), such that for all \( a \in \text{dom}(R) \), \( a \) is a read action that synchronizes with \( w \) and acquires ownership of \( \mathcal{R}(a) \), if moreover, \( \{ a \mid \exists (\_ , a , \_ ) \in \mathcal{T} \land (a = b \lor \text{hb}(a,b)) \} \cap \text{dom}(R) = \emptyset \), then, \( Q'(v) \Rightarrow Q(v) \oplus \bigoplus_{r \in \text{dom}(R)} \mathcal{R}(r) \star \text{true} \).

The proof of this lemma is rather technical and can be found in the Coq formalization. At a high level, however, it is similar to the proofs already described, using the depth metric to trace back the \( \mathcal{T} \cup \{ (\text{"sw"}, w , r) \mid r \in \text{dom}(R) \} \) edges until we reach \( c \), the action that allocated \( \ell \).

Applying this lemma, we get that \( (h_1 \oplus \cdots \oplus h_n \oplus \text{hsmall}) \in [Q(v) \star \mathcal{R}(r_1) \star \cdots \star \mathcal{R}(r_n) \star \text{true}] \), and since for all \( i \), we also know that \( \text{true}(\mathcal{R}(r_i)) \) and \( h_i \in [\mathcal{R}(r_i)] \), we obtain \( \text{hsmall} \in [Q(v) \star \text{true}] \), as required.

The proof of CAS is actually much simpler because there cannot be any resource-acquiring reads that synchronize with the write/PMW whence the CAS reads from. Details of this proof can be found in the Coq formalization.

### 7.5 The Coq Formalization

Our Coq development covers the entire soundness proof outlined in this section and follows the IsfEx presentation very closely. To avoid excessive proof duplication, the definitions of configuration safety and triple validity are parametrized with respect to the memory model; that is, either the standard model or the one with the StrongAcyclicHB condition.

One notable difference is that in Coq we represent finite sets of actions, \( A \), as lists, and domain-restricted functions as functions over the full domain. For example, instead of \( \text{lab} : A \rightarrow \text{Act} \), in Coq we have \( \text{lab} : \text{AName} \rightarrow \text{Act} \), and add a consistency axiom stating that \( \forall x \in A. \text{lab}(x) = \text{skip} \). Similarly, we define \( \text{hmap} : \text{thb}(\text{AName} \times \text{AName}, \text{AName} \times \text{AName}) \rightarrow \text{Heaps} \), and in the definition of configuration safety, instead of saying that there exists a \( \text{hmap} \) such that the configuration with \( \text{hmap} \) is safe, we say that there exists \( \text{hmap}' \) such that \( \forall e \in \text{Resp}(V) . \text{hmap}'(e) = \text{hmap}(e) \) holds and the configuration with \( \text{hmap}' \) is safe.

Another difference is that in Coq the treatment of assertions up to \( \sim \) is achieved by defining a syntactic assertion normalization function, \( \text{norm} \), with the property that \( P \sim Q \iff \text{norm}(P) = \text{norm}(Q) \). Then, we represent \( \text{Assn}/\sim \) as \( \{ P \in \text{Assn} \mid \text{norm}(P) = P \} \).

Finally, following [Nanevski et al. (2010)], we represent heaps as the option type \( \text{Heaps} \cup \{ \bot \} \), with \( \bot \) representing undefined heaps. This removes the ‘definedness’ side-conditions from the statements of commutativity and associativity of heap composition. In effect, we move the definedness checks to the semantics of assertions, where we ensure that \( \bot \notin \text{[P]} \) for any assertion \( P \).

The formal development excluding standard libraries consists of about 3000 lines of definitions and statements of lemmas and theorems, 5500 lines of proof, 500 lines of comments, and took the first author about two months to complete. It is worth pointing out that the formal proof revealed that a bug that we had missed in our earlier paper proofs: namely, the requirement that the ownership transfer governed by the \( \text{R-ACQ} \) rule to be precise. While we do not think that this side condition is strictly necessary for soundness in the absence of the conjunction rule, the current proof style fundamentally requires it.

### 8. Related Work and Conclusion

This paper introduced relaxed separation logic, a moderate extension of concurrent separation logic [O’Hearn 2007] with special primitives for handling C11’s acquire and release atomic accesses.

#### 8.1 Related Work

**About the C11 Model** The C11 concurrency model is part of the C and C++ 2011 standards [ISO/IEC 9899-2011, ISO/IEC 14882:2011], and has been formalized by Batty et al. (2011). In a subsequent paper, Batty et al. (2012) simplified the C11 model in the absence of consume reads. It is this simplified model that we used in this paper.

In a recent paper, [Batty et al. (2013)] considered the notion of library atomicity in the context of the C11 memory model. While this work is largely orthogonal to our defining a program logic about C11, we expect that combining the two approaches will be fruitful as program logics are often the means for proving atomicity, at least in the SC setting.

**Logics for Other Weak Memory Models** We are aware of only three lines of work that define program logics over a relaxed memory model, none of which handles the C11 memory model.

- Ferreira et al. (2010) proved the soundness of concurrent separation logic (CSL) over a class of relaxed memory models, all satisfying the DRF-guarantee. In hindsight, their result is not surprising as the soundness of CSL over SC (sequential consistency) ensures that CSL-verified programs do not contain any data races, and hence whether the soundness proof is done over SC or over the relaxed memory model is irrelevant.

- Ridge (2010) developed a rely-guarantee proof system over x86-TSO and used it to verify a x86-TSO version of Simpson’s four slot algorithm, with all the results mechanized in the HOL theorem prover.

- Wehrman and Berdine (2011) proposed a variant of separation logic for x86-TSO featuring primitive assertions for modelling the state of the TSO buffers and both temporal and spatial separating conjunctions.

Besides obviously handling different memory models and being quite different program logics, there is a fundamental difference between the current work and these earlier pa-
papers on program logics for relaxed memory models. In this work, we define the meaning of Hoare triples directly over an axiomatic partial order semantics for concurrent programs, whereas the earlier works used an operational or an operationally flavoured trace semantics, very much like the traditional soundness proofs over SC. As a result, our soundness proof is completely different from the soundness proofs of the aforementioned papers.

8.2 Possible Future Research Directions

Being the first program logic for C11 concurrency, there are numerous opportunities for extending RSL, for example to deal with more advanced features of the C11 memory model, such as consume reads and memory fences. Similarly, one can also try to adapt to C11 setting more advanced program logics, such as RGSep (Vafeiadis and Parkinson 2007), concurrent abstract predicates (Dinsdale-Young et al. 2010), or CaReSL (Turon et al. 2013).

Initialization of Atomics For simplicity, RSL tags locations as atomic or non-atomic and permits atomic accesses only on atomic locations and non-atomic accesses only on non-atomic locations. As a result of this choice, initialization writes to atomic accesses in our model also have to be atomic, whereas the C11 standard also allows non-atomic initialization writes to atomic location. To enable the verification of such programs, we should somehow allow the following ‘conversion’ rule

\[ Q(v) = \text{emp} \]

\[ \{ \ell \rightarrow v \} \cdot 0 \cdot \{ \text{Rel}(\ell, Q) \cdot \text{Acq}(\ell, Q) \cdot \text{Init}(\ell) \} \]

Automation Another important research direction would be to develop techniques and tools for automating RSL proofs by adapting some of the work that has been done in automating standard separation logic. (Distefano et al. 2006; Calcagno et al. 2009; Dudka et al. 2011).

Acknowledgments

We would like to thank Lars Birkefal, Arthur Charguéraud, Mike Dodds, Alexey Gotsman, Matthew Parkinson, Aaron Turon, John Wickerson, and the anonymous OOPSLA 2013 reviewers for their very useful comments that improved the content of this paper. The research was supported by the EC FP7 FET Young Explorers scheme via the project ADVENT.

References


