

1 Reconciling Event Structures with Modern 2 Multiprocessors

3 **Evgenii Moiseenko**

4 St. Petersburg University, Russia

5 JetBrains Research, Russia

6 e.moiseenko@2012.spbu.ru

7 **Anton Podkopaev**

8 National Research University Higher School of Economics, Russia

9 MPI-SWS, Germany

10 JetBrains Research, Russia

11 anton.podkopaev@jetbrains.com

12 **Ori Lahav**

13 Tel Aviv University, Israel

14 orilahav@tau.ac.il

15 **Orestis Melkonian**

16 University of Edinburgh, UK

17 melkon.or@gmail.com

18 **Viktor Vafeiadis**

19 MPI-SWS, Germany

20 viktor@mpi-sws.org

21 — Abstract —

22 Weakestmo is a recently proposed memory consistency model that uses event structures to resolve
23 the infamous “out-of-thin-air” problem and to enable efficient compilation to hardware. Nevertheless,
24 this latter property—compilation correctness—has not yet been formally established.

25 This paper closes this gap by establishing correctness of the intended compilation schemes from
26 Weakestmo to a wide range of formal hardware memory models (x86, POWER, ARMv7, ARMv8) in
27 the Coq proof assistant. Our proof is the first that establishes correctness of compilation of an
28 event-structure-based model that forbids “out-of-thin-air” behaviors, as well as the first mechanized
29 compilation proof of a weak memory model supporting sequentially consistent accesses to such a
30 range of hardware platforms. Our compilation proof goes via the recent Intermediate Memory Model
31 (IMM), which we suitably extend with sequentially consistent accesses.

32 **2012 ACM Subject Classification** Theory of computation → Logic and verification; Software and
33 its engineering → Concurrent programming languages

34 **Keywords and phrases** Weak Memory Consistency, Event Structures, IMM, Weakestmo.

35 **Digital Object Identifier** [10.4230/LIPIcs...](https://doi.org/10.4230/LIPIcs...)

36 **1** Introduction

37 A major research problem in concurrency semantics is to develop a weak memory model
38 that allows load-to-store reordering (a.k.a. *load buffering*, LB) combined with compiler
39 optimizations (e.g., elimination of fake dependencies), while forbidding “out-of-thin-air”
40 behaviors [18, 11, 5, 14]. This problem can be illustrated with the following two programs
41 accessing locations x and y that are initialized to 0. The annotated outcome $a = b = 1$ ought
42 to be allowed for **LB-fake** (because $1 + a * 0$ can be optimized to 1 and then the instructions
43 of thread 1 executed out of order) and forbidden for **LB-data** (where no optimizations are
44 applicable).



© Evgenii Moiseenko, Anton Podkopaev, Ori Lahav, Orestis Melkonian, Viktor Vafeiadis;
licensed under Creative Commons License CC-BY

Leibniz International Proceedings in Informatics

LIPICs Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany

$$\begin{array}{c}
 45 \\
 \end{array}
 \left(\begin{array}{l}
 a := [x] \ //1 \ \parallel \ b := [y] \ //1 \\
 [y] := 1 + a * 0 \ \parallel \ [x] := b
 \end{array} \right) \text{ (LB-fake)} \quad \Bigg| \quad \left(\begin{array}{l}
 a := [x] \ //1 \ \parallel \ b := [y] \ //1 \\
 [y] := a \ \parallel \ [x] := b
 \end{array} \right) \text{ (LB-data)}$$


46 Among the proposed models that correctly distinguish between these two programs is the
 47 recent *Weakestmo* model [6]. *Weakestmo* was developed in response to certain limitations of
 48 earlier models, such as the “promising semantics” of Kang *et al.* [12], namely that (i) they
 49 did not cover the whole range of C/C++ concurrency features and that (ii) they did not
 50 support the intended compilation schemes to hardware.

51 Being flexible in its design, *Weakestmo* addresses the former point. It supports all
 52 usual features of the C/C++11 model [3] and can easily be adapted to support any new
 53 concurrency features that may be added in the future. It does not, however, provide an
 54 adequate answer to the latter point. Because of the difficulty of establishing correctness of
 55 the intended compilation schemes to hardware architectures that permit load-store reordering
 56 (*i.e.*, POWER, ARMv7, ARMv8), Chakraborty and Vafeiadis [6] only establish correctness of
 57 suboptimal schemes that add (unnecessary) explicit fences to prevent load-store reordering.

58 In this paper, we address this major limitation of the *Weakestmo* paper. We establish in
 59 Coq correctness of the intended compilation schemes to a wide range of hardware architectures
 60 that includes the major ones: x86-TSO [17], POWER [1], ARMv7 [1], ARMv8 [21]. The com-
 61 pilation schemes, whose correctness we prove, do not require any fences or fake dependencies
 62 for relaxed accesses. Because of a technical limitation of our setup (see §6), however, compi-
 63 lation of read-modify-write (RMW) accesses to ARMv8 uses a load-reserve/store-conditional
 64 loop (similar to that of ARMv7 and POWER) as opposed to the newly introduced ARMv8
 65 instructions for certain kinds of RMWs.

66 The main challenge in this proof is to reconcile the different ways in which hardware
 67 models and *Weakestmo* allow load-store reordering. Unlike most models at the programming
 68 language level, hardware models (such as ARMv8) do not execute instructions in sequence;
 69 they instead keep track of dependencies between instructions and ensure that no dependency
 70 cycles ever arise in a single execution. In contrast, *Weakestmo* executes instructions in order,
 71 but simultaneously considers multiple executions to justify an execution where a load reads
 72 a value that indirectly depends upon a later store. Technically, these multiple executions
 73 together form an *event structure*, upon which *Weakestmo* places various constraints.

74 The high-level proof structure is shown in
 75 Fig. 1. We reuse IMM, an *intermediate memory*
 76 *model*, introduced by Podkopaev *et al.* [19] as
 77 an abstraction over all major existing hardware
 78 memory models. To support *Weakestmo* compila-
 79 tion, we extend IMM with *sequentially consistent*
 80 (SC) accesses following the RC11 model [14]. As
 81 IMM is very much a hardware-like model (*e.g.*, it
 82 tracks dependencies), the main result is compilation from *Weakestmo* to IMM (indicated by
 83 the bold arrow). The other arrows in the figure are extensions of previous results to account
 84 for SC accesses, while double arrows indicate results for two compilation schemes.



■ **Figure 1** Results proved in this paper.

85 The complexity of the proof is also evident from the size of the Coq development. We
 86 have written about 30K lines of Coq definitions and proof scripts on top of an existing
 87 infrastructure of about another 20K lines (defining IMM, the aforementioned hardware models
 88 and many lemmas about them). As part of developing the proof, we also had to mechanize
 89 the *Weakestmo* definition in Coq and to fix some minor deficiencies in the original definition,
 90 which were revealed by our proof effort.

(a) G_{LB} : Execution graph of **LB**.(b) Execution of **LB-data** and **LB-fake**.■ **Figure 2** Executions of **LB** and **LB-data/LB-fake** with outcome $a = b = 1$.

91 To the best of our knowledge, our proof is the first proof of correctness of compilation of
 92 an event-structure-based memory model. It is also the first mechanized compilation proof
 93 of a weak memory model supporting sequentially consistent accesses to such a range of
 94 hardware architectures. The latter, although fairly straightforward in our case, has had a
 95 history of wrong compilation correctness arguments (see [14] for details).

96 **Outline** We start with an informal overview of IMM, Weakestmo, and our compilation proof
 97 (§2). We then present a fragment of Weakestmo formally (§3) and its compilation proof (§4).
 98 Subsequently, we extend these results to cover SC accesses (§5), discuss related work (§6) and
 99 conclude (§7). The associated proof scripts can be found in the supplementary material.

100 2 Overview of the Compilation Correctness Proof

101 To get an idea about the IMM and Weakestmo memory models, consider a version of the
 102 **LB-fake** and **LB-data** programs from §1 with no dependency in thread 1:

$$103 \quad \begin{array}{l} a := [x] \ // 1 \\ [y] := 1 \end{array} \parallel \parallel \begin{array}{l} b := [y] \ // 1 \\ [x] := b \end{array} \quad (\text{LB})$$

104 As we will see, the annotated outcome is allowed by both IMM and Weakestmo, albeit in
 105 different ways. The different treatment of load-store reordering affects the outcomes of other
 106 programs. For example, IMM forbids the annotated outcome of **LB-fake** by treating it exactly
 107 as **LB-data**, whereas Weakestmo allows the outcome by treating **LB-fake** exactly as **LB**.

108 2.1 An Informal Introduction to IMM

109 IMM is a *declarative* (also called *axiomatic*) model identifying a program's semantics with a
 110 set of *execution graphs*, or just *executions*. As an example, Fig. 2a contains G_{LB} , an IMM
 111 execution graph of **LB** corresponding to an execution yielding the annotated behavior.

112 Vertices of execution graphs, called *events*, represent memory accesses either due to the
 113 initialization of memory or to the execution of program instructions. Each event is labeled
 114 with the type of the access (*e.g.*, R for reads, W for writes), the location accessed, and the
 115 value read or written. Memory initialization consists of a set of events labeled $W(x, 0)$ for
 116 each location x used in the program; for conciseness, however, we depict the initialization
 117 events as a single event with label **Init**.

118 Edges of execution graphs represent different relations on events. In Fig. 2, three different
 119 relations are depicted. The *program order* relation (**po**) totally orders events originated from
 120 the same thread according to their order in the program, as well as the initialization event(s)
 121 before all other events. The *reads-from* relation (**rf**) relates a write event to the read events
 122 that read from it. Finally, the *preserved program order* (**ppo**) is a subset of the program

XX:4 Reconciling Event Structures with Modern Multiprocessors

123 order relating events that cannot be executed out of order. Such **ppo** edges arise whenever
124 there is a dependency chain between the corresponding instructions (*e.g.*, a write storing the
125 value read by a prior read).

126 Because of the syntactic nature of **ppo**, IMM conflates the executions of **LB-data** and
127 **LB-fake** leading to the outcome $a = b = 1$ (see Fig. 2b). This choice is in line with hardware
128 memory models; it means, however, that IMM is not suitable as a memory model for a
129 programming language (because, as argued in §1, **LB-fake** can be transformed to **LB** by an
130 optimizing compiler).

131 The executions of a program are constructed in two steps.¹ First, a thread-local semantics
132 determines the sequential executions of each thread, where the values returned by each
133 read access are chosen non-deterministically (among the set of *all* possible values), and the
134 executions of different threads are combined into a single execution. Then, the execution
135 graphs are filtered by a *consistency predicate*, which determines which executions are allowed
136 (*i.e.*, are IMM-consistent). These IMM-consistent executions form the program’s semantics.

137 IMM-consistency checks three basic constraints:

138 **Completeness:** Every read event reads from precisely one write with the same location and
139 value;

140 **Coherence:** For each location x , there is a total ordering of x -related events extending the
141 program order so that each read of x reads from the most recent prior write according to
142 that total order; and

143 **Acyclic dependency:** There is no cycle consisting only of **ppo** and **rf** edges.

144 The final constraint disallows executions in which an event recursively depends upon itself,
145 as this pattern can lead to “out-of-thin-air” outcomes. Specifically, the execution in Fig. 2b,
146 which represents the annotated behavior of **LB-fake** and **LB-data**, is *not* IMM-consistent
147 because of the $(\text{ppo} \cup \text{rf})$ -cycle. In contrast, G_{LB} is IMM-consistent.


148 2.2 An Informal Introduction to Weakestmo

149 We move on to **Weakestmo**, which also defines the program’s semantics as a set of execution
150 graphs. However, they are constructed differently—extracted from a final *event structure*,
151 which **Weakestmo** incrementally builds for a program.

152 An event structure represents multiple executions of a programs in a single graph. Like
153 execution graphs, event structures contain a set of events and several relations among them.
154 Like execution graphs, the *program order* (**po**) orders events according to each thread’s
155 control flow. However, unlike execution graphs, **po** is not necessarily total among the events
156 of a given thread. Events of the same thread that are not **po**-ordered are said to be in *conflict*
157 (**cf**) with one another, and cannot belong to the same execution. Such conflict events arise
158 when two read events originate from the same read instruction (*e.g.*, representing executions
159 where the reads return different values). Moreover, **cf** “extends downwards”: events that
160 depend upon conflicting events (*i.e.*, have conflicting **po**-predecessors) are also in conflict
161 with one other. In pictures, we typically show only the *immediate conflict* edges (between
162 reads originating from the same instruction) and omit the conflict edges between events
163 **po**-after immediately conflicting ones.

164 Event structures are constructed incrementally starting from an event structure consisting
165 only of the initialization events. Then, events corresponding to the execution of program

¹ For a detailed formal description of the graphs and their construction process we refer the reader to [19, §2.2].



■ **Figure 3** A run of Weakestmo witnessing the annotated outcome of **LB**.


166 instructions are added one at a time. We start by executing the first instruction of a
 167 program's thread. Then, we may execute the second instruction of the same thread or the
 168 first instruction of another thread, and so on.

169 As an example, Fig. 3 constructs an event structure for **LB**. Fig. 3a depicts the event
 170 structure S_a obtained from the initial event structure by executing $a := [x]$ in **LB**'s thread 1.
 171 As a result of the instruction execution, a read event $e_{11}^1: R(x, 0)$ is added.

172 Whenever the event added is a read, Weakestmo has to justify the returned value from an
 173 appropriate write event. In this case, there is only one write to x —the initialization write—
 174 and so S_a has a *justified from* edge, denoted **jf**, going to e_{11}^1 in S_a . This is a requirement of
 175 Weakestmo: each read event in an event structure has to be justified from exactly one write
 176 event with the same value and location. (This requirement is analogous to the *completeness*
 177 requirement in IMM-consistency for execution graphs.) Since events are added in program
 178 order and read events are always justified from existing events in the event structure, $po \cup \mathbf{jf}$
 179 is guaranteed to be acyclic by construction.

180 The next three steps (Figures 3b to 3d) simply add a new event to the event structure.
 181 Notice that unlike IMM executions, Weakestmo event structures do not track syntactic
 182 dependencies, *e.g.*, S_d in Fig. 3d does not contain a **ppo** edge between e_1^2 and e_2^2 . This is
 183 precisely what allows Weakestmo to assign the same behavior to **LB** and **LB-fake**: they
 184 have exactly the same event structures. As a programming-language-level memory model,
 185 Weakestmo supports optimizations removing fake dependencies.

186 The next step (Fig. 3e) is more interesting because it showcases the key distinction
 187 between event structures and execution graphs, namely that event structures may contain
 188 more than one execution for each thread. Specifically, the transition from S_d to S_e reruns
 189 the first instruction of thread 1 and adds a new event e_{12}^1 justified from a different write
 190 event. We say that this new event *conflicts* (**cf**) with e_{11}^1 because they cannot both occur



■ **Figure 4** Traversal configurations for G_{LB} .

191 in a single execution. Because of conflicts, po in event structures does not totally order all
 192 events of a thread; *e.g.*, e_{11}^1 and e_{12}^1 are not po -ordered in S_e . Two events of the same thread
 193 are conflicted precisely when they are not po -ordered.

194 The final construction step (Fig. 3f) demonstrates another *Weakestmo* feature. Conflicting
 195 write events writing the same value to the same location (*e.g.*, e_{21}^1 and e_{22}^1 in S_f) may be
 196 declared *equal writes*, *i.e.*, connected by an equivalence relation ew .²

197 The ew relation is used to define *Weakestmo*'s version of the reads-from relation, rf ,
 198 which relates a read to all (non-conflicted) writes *equal* to the write justifying the read. For
 199 example, e_1^2 reads from both e_{21}^1 and e_{22}^1 .

200 The *Weakestmo*'s rf relation is used for extraction of program executions. An execution
 201 graph G is *extracted* from an event structure S denoted $S \triangleright G$ if G is a maximal conflict-free
 202 subset of S , it contains only *visible* events (to be defined in §3), and every read event in G
 203 reads from some write in G according to $S.rf$. Two execution graphs can be extracted from
 204 S_f : $\{\text{Init}, e_{11}^1, e_{21}^1, e_1^2, e_2^2\}$ and $\{\text{Init}, e_{12}^1, e_{22}^1, e_1^2, e_2^2\}$ representing the outcomes $a = 0 \wedge b = 1$
 205 and $a = b = 1$ respectively.

206 2.3 Weakestmo to IMM Compilation: High-Level Proof Structure

207 In this paper, we assume that *Weakestmo* is defined for the same assembly language as IMM
 208 (see [19, Fig. 2]) extended with SC accesses and refer to this language as L . Having that, we
 209 show the correctness of *the identity* mapping as a compilation scheme from *Weakestmo* to
 210 IMM in the following theorem.

211 ► **Theorem 1.** *Let prog be a program in L , and G be an IMM-consistent execution graph of*
 212 *prog. Then there exists an event structure S of prog under Weakestmo such that $S \triangleright G$.*

213 To prove the theorem, we must show that *Weakestmo* may construct the needed event
 214 structure in a step by step fashion. If the IMM-consistent execution graph G contains no
 215 $po \cup rf$ cycles, then the construction is completely straightforward: G itself is a *Weakestmo*-
 216 consistent event structure (setting jf to be just rf), and its events can be added in any
 217 order extending $po \cup rf$.

² In this paper, we take ew to be reflexive, whereas it is irreflexive in Chakraborty and Vafeiadis [6].
 Our ew is the reflexive closure of the one in [6].

218 The construction becomes tricky for IMM-consistent execution graphs, such as G_{LB} , that
 219 contain $\text{po} \cup \text{rf}$ cycles. Due to the cycle(s), G cannot be directly constructed as a (conflict-free)
 220 Weakestmo event structure. We must instead construct a larger event structure S containing
 221 multiple executions, one of which will be the desired graph G . Roughly, for each $\text{po} \cup \text{rf}$
 222 cycle in G , we have to construct an immediate conflict in the event structure.

223 To generate the event structure S , we rely on a basic property of IMM-consistent execution
 224 graphs shown by Podkopaev *et al.* [19, §§6,7], namely that execution graphs can be *traversed*
 225 in a certain order, *i.e.*, its events can be *issued* and *covered* in that order, so that in the
 226 end all events are covered. The traversal captures a possible execution order of the program
 227 that yields the given execution. In that execution order, events are not added according to
 228 program order, but rather according to *preserved program order* (**ppo**) in two steps. Events
 229 are first issued when all their dependencies have been resolved, and are later covered when
 230 all their po-prior events have been covered.

231 In more detail, a traversal of an IMM-consistent execution graph G is a sequence of
 232 traversal steps between *traversal configurations*. A traversal configuration TC of an execution
 233 graph G is a pair of sets of events, $\langle C, I \rangle$, called the *covered* and *issued* set respectively. As
 234 an example, Fig. 4 presents all six (except for the initial one) traversal configurations of the
 235 execution graph G_{LB} of **LB** from Fig. 2a, with the issued set marked by \bigcirc and the covered
 236 set marked by \square .

237 A traversal might be seen as an execution of an abstract machine which is allowed to
 238 perform write instructions out-of-order but has to execute everything else in order. The first
 239 option corresponds to issuing a write event, and the second option to covering an event. The
 240 traversal strategy has certain constraints. To issue a write event, all external reads that it
 241 depends upon must read from issued events, while to cover an event, all its po-predecessors
 242 must also be covered.³ For example, a traversal cannot issue $e_2^2: \text{W}(x, 1)$ before issuing
 243 $e_2^1: \text{W}(y, 1)$ in Fig. 4, or cover $e_1^1: \text{R}(x, 1)$ before issuing $e_2^2: \text{W}(x, 1)$.

According to Podkopaev *et al.* [19, Prop. 6.5], every IMM-consistent execution graph G
 has a full traversal of the following form:

$$G \vdash TC_{\text{init}}(G) \longrightarrow TC_1 \longrightarrow TC_2 \longrightarrow \dots \longrightarrow TC_{\text{final}}(G)$$

244 where the initial configuration, $TC_{\text{init}}(G) \triangleq \langle G.\text{Init}, G.\text{Init} \rangle$, has covered/issued only G 's
 245 initial events and the final configuration, $TC_{\text{final}}(G) \triangleq \langle G.\text{E}, G.\text{W} \rangle$, has covered all G 's events
 246 and issued all its write events.

247 We then construct the event structure S following a full traversal of G . We define a
 248 simulation relation, $\mathcal{I}(\text{prog}, G, TC, S, X)$, between the program prog , the current traversal
 249 configuration TC of execution G and the current event structure's state $\langle S, X \rangle$, where X is
 250 a subset of events corresponding to a particular execution graph extracted from the event
 251 structure S .

252 Our simulation proof is divided into the following three lemmas.

253 ► **Lemma 2** (Simulation Start). *Let prog be a program of L , and G be an IMM-consistent*
 254 *execution graph of prog . Then $\mathcal{I}(\text{prog}, G, TC_{\text{init}}(G), S_{\text{init}}(\text{prog}), S_{\text{init}}(\text{prog}).\text{E})$ holds.*

255 ► **Lemma 3** (Weak Simulation Step). *If $\mathcal{I}(\text{prog}, G, TC, S, X)$ and $G \vdash TC \longrightarrow TC'$ hold,*
 256 *then there exist S' and X' such that $\mathcal{I}(\text{prog}, G, TC', S', X')$ and $S \rightarrow^* S'$ hold.*

³ For readers familiar with PS [12], issuing a write event corresponds to promising a message, and covering
 an event to normal execution of an instruction.

257 ► **Lemma 4** (Simulation End). *If $\mathcal{I}(\text{prog}, G, TC_{\text{final}}(G), S, X)$ holds, then the execution graph*
 258 *associated with X is isomorphic to G .*

259 The proof of Theorem 1 then proceeds by induction on the length of the traversal
 260 $G \vdash TC_{\text{init}}(G) \longrightarrow^* TC_{\text{final}}(G)$. Lemma 2 serves as the base case, Lemma 3 is the induction
 261 step simulating each traversal step with a number of event structure construction steps, and
 262 Lemma 4 concludes the proof.

263 The proofs of Lemmas 2 and 4 are technical but fairly straightforward. (We define \mathcal{I} in a
 264 way that makes these lemmas immediate.) In contrast, Lemma 3 is much more difficult to
 265 prove. As we will see, simulating a traversal step sometimes requires us to construct a new
 266 branch in the event structure, *i.e.*, to add multiple events (see Section 4.3).

267 2.4 Weakestmo to IMM Compilation Correctness by Example

268 Before presenting any formal definitions, we conclude this overview section by showcasing
 269 the construction used in the proof of Lemma 3 on execution graph G_{LB} in Fig. 2a following
 270 the traversal of Fig. 4. We have actually already seen the sequence of event structures
 271 constructed in Fig. 3. Note that, even though Figures 3 and 4 have the same number of
 272 steps, there is no one-to-one correspondence between them as we explain below.

273 Consider the last event structure S_f from Fig. 3. A subset of its events X_f marked by ,
 274 which we call a *simulated execution*, is a maximal conflict-free subset of S_f and all read events
 275 in X_f read from some write in X_f (*i.e.*, are justified from a write deemed “equal” to some
 276 write in X_f). Then, by definition, X_f is extracted from S_f . Also, an execution graph induced
 277 by X_f is isomorphic to G_{LB} . That is, construction of S_f for **LB** shows that in **Weakestmo** it is
 278 possible to observe the same behavior as G_{LB} . Now, we explain how we construct S_f and
 279 choose X_f .

280 During the simulation, we maintain the relation $\mathcal{I}(\text{prog}, G, TC, S, X)$ connecting a program
 281 *prog*, its execution graph G , its traversal configuration TC , an event structure S , and a
 282 subset of its events X . Among other properties (presented in Section 4.2), the relation states
 283 that all issued and covered events of TC have exact counterparts in X , and that X can be
 284 extracted from S .

285 The initial event structure and X_{init} consist of only initial events. Then, following issuing
 286 of event $e_2^1: W(y, 1)$ in TC_a (see Fig. 4a), we need to add a branch to the event structure that
 287 has $W(y, 1)$ in it. Since **Weakestmo** requires adding events according to program order, we
 288 first need to add a read event corresponding to ‘ $a := [x]$ ’ of **LB**’s thread 1. Each read event
 289 in an event structure has to be justified from somewhere. In this case, the only write event to
 290 location x is the initial one. That is, the added read event e_{11}^1 is justified from it (see Fig. 3a).
 291 In the general case, having more than one option, we would choose a ‘safe’ write event for
 292 an added read event to be justified from, *i.e.*, the one which the corresponding branch is
 293 ‘aware’ of already and being justified from which would not break consistency of the event
 294 structure. After that, a write event $e_{21}^1: W(y, 1)$ can be added po-after e_{11}^1 (see Fig. 3b), and
 295 $\mathcal{I}(\text{LB}, G_{\text{LB}}, TC_a, S_b, X_b)$ holds for $X_b = \{\text{init}, e_{11}^1, e_{21}^1\}$.

296 Next, we need to simulate the second traversal step (see Fig. 4b), which issues $W(x, 1)$. As
 297 with the previous step, we first need to add a read event related to the first read instruction
 298 of **LB**’s thread 2 (see Fig. 3c). However, unlike the previous step, the added event e_1^2 has to
 299 get value 1, since there is a dependency between instructions in thread 2. As we mentioned
 300 earlier, the traversal strategy guarantees that $e_2^1: W(y, 1)$ is issued at the moment of issuing
 301 $e_2^2: W(x, 1)$, so there is the corresponding event in the event structure to justify the read
 302 event e_1^2 from. Now, the write event $e_2^2: W(x, 1)$ representing e_2^2 can be added to the event

structure (see Fig. 3d) and $\mathcal{I}(\mathbf{LB}, G_{\mathbf{LB}}, TC_b, S_d, X_d)$ holds for $X_d = \{\text{Init}, e_{11}^1, e_{21}^1, e_1^2, e_2^2\}$.

In the third traversal step (see Fig. 4c), the read event $e_1^1: \mathbf{R}(x, 1)$ is covered. To have a representative event for e_1^1 in the event structure, we add e_{12}^1 (see Fig. 3e). It is justified from e_2^2 , which writes the needed value 1. Also, e_{12}^1 represents an alternative to e_{11}^1 execution of the first instruction of thread 1, so the events are in conflict.

However, we cannot choose a simulated execution X related to TC_c and S_e by the simulation relation since X has to contain e_{12}^1 and a representative for $e_2^2: \mathbf{W}(y, 1)$ (in S_e it is represented by e_{21}^1) while being conflict-free. Thus, the event structure has to make one other step (see Fig. 3f) and add the new event e_{22}^1 to represent $e_2^2: \mathbf{W}(y, 1)$. Now, the simulated execution contains everything needed, $X_f = \{\text{Init}, e_{12}^1, e_{22}^1, e_1^2, e_2^2\}$.

Since X_f has to be extracted from S_f , every read event in X has to be connected via an **rf** edge to an event in X .⁴ To preserve the requirement, we connect the newly added event e_{22}^1 and e_{21}^1 via an **ew** edge, *i.e.*, marking them to be equal writes.⁵ This induces an **rf** edge between e_{22}^1 and e_1^2 . That is, $\mathcal{I}(\mathbf{LB}, G_{\mathbf{LB}}, TC_c, S_f, X_f)$ holds.

To simulate the remaining traversal steps (Figures 4d to 4f), we do not need to modify S_f because it already contains counterparts for the newly covered events and, moreover, the execution graph associated with X_f is isomorphic to $G_{\mathbf{LB}}$. That is, we just need to show that $\mathcal{I}(\mathbf{LB}, G_{\mathbf{LB}}, TC_d, S_f, X_f)$, $\mathcal{I}(\mathbf{LB}, G_{\mathbf{LB}}, TC_e, S_f, X_f)$, and $\mathcal{I}(\mathbf{LB}, G_{\mathbf{LB}}, TC_f, S_f, X_f)$ hold.

3 Formal Definition of Weakestmo

In this section, we introduce the notation used in the rest of the paper and define the Weakestmo memory model. For simplicity, we present only a minimal fragment of Weakestmo containing only relaxed reads and writes. For the definition of the full Weakestmo model, we refer the readers to Chakraborty and Vafeiadis [6] and to our Coq development.

Notation Given relations R_1 and R_2 , we write $R_1 ; R_2$ for their sequential composition. Given relation R , we write $R^?$, R^+ and R^* to denote its reflexive, transitive and reflexive-transitive closures. We write id to denote the identity relation (*i.e.*, $\text{id} \triangleq \{\langle x, x \rangle\}$). For a set A , we write $[A]$ to denote the identity relation restricted to A (that is, $[A] \triangleq \{\langle a, a \rangle \mid a \in A\}$). Hence, for instance, we may write $[A] ; R ; [B]$ instead of $R \cap (A \times B)$. We also write $[e]$ to denote $\{\{e\}\}$ if e is not a set.

Given a function $f: A \rightarrow B$, we denote by $=_f$ the set of f -equivalent elements: $(=_f \triangleq \{\langle a, b \rangle \in A \times A \mid f(a) = f(b)\})$. In addition, given a relation R , we denote by $R|_{=_f}$ the restriction of R to f -equivalent elements ($R|_{=_f} \triangleq R \cap =_f$), and by $R|_{\neq_f}$ be the restriction of R to non- f -equivalent elements ($R|_{\neq_f} \triangleq R \setminus =_f$).

3.1 Events, Threads and Labels

Events, $e \in \text{Event}$, and *thread identifiers*, $t \in \text{Tid}$, are represented by natural numbers. We treat the thread with identifier 0 as the *initialization* thread. We let $x \in \text{Loc}$ to range over *locations*, and $v \in \text{Val}$ over *values*.

A label, $l \in \text{Lab}$, takes one of the following forms:

⁴ Actually, it is easy to show that there could be only one such event since equal writes are in conflict and X is conflict-free.

⁵ Note that we could have left e_{22}^1 without any outgoing **ew** edges since the choice of equal writes for newly added events in Weakestmo is non-deterministic. However, that would not preserve the simulation relation.

XX:10 Reconciling Event Structures with Modern Multiprocessors

341 ■ $R(x, v)$ — a read of value v from location x .

342 ■ $W(x, v)$ — a write of value v to location x .

343 Given a label l the functions `typ`, `loc`, `val` return (when applicable) its type (*i.e.*, R or W),
 344 location and value correspondingly. When a specific function assigning labels to events is
 345 clear from the context, we abuse the notations R and W to denote the sets of all events labelled
 346 with the corresponding type. We also use subscripts to further restrict this set to a specific
 347 location (*e.g.*, W_x denotes the set of write events operating on location x).

3.2 Event Structures

348 An *event structure* S is a tuple $\langle E, \text{tid}, \text{lab}, \text{po}, \text{jf}, \text{ew}, \text{co} \rangle$ where:

349 ■ E is a set of events, *i.e.*, $E \subseteq \text{Event}$.

350 ■ $\text{tid} : E \rightarrow \text{Tid}$ is a function assigning a thread identifier to every event. We treat events
 351 with the thread identifier equal to 0 as *initialization events* and denote them as `Init`, that
 352 is $\text{Init} \triangleq \{e \in E \mid \text{tid}(e) = 0\}$.

353 ■ $\text{lab} : E \rightarrow \text{Lab}$ is a function assigning a label to every event in E .

354 ■ $\text{po} \subseteq E \times E$ is a strict partial order on events, called *program order*, that tracks their
 355 precedence in the control flow of the program. Initialization events are *po*-before all other
 356 events, whereas non-initialization events can only be *po*-before events from the same
 357 thread.

358 Not all events of a thread are necessarily ordered by *po*. We call such *po*-unordered
 359 non-initialization events of the same thread *conflicting* events. The corresponding binary
 360 relation `cf` is defined as follows:
 361

$$362 \quad \text{cf} \triangleq ([E \setminus \text{Init}] ; =_{\text{tid}} ; [E \setminus \text{Init}]) \setminus (\text{po} \cup \text{po}^{-1})?$$

363 ■ $\text{jf} \subseteq [E \cap W] ; (=_{\text{loc}} \cap =_{\text{val}}) ; [E \cap R]$ is the *justified from* relation, which relates a write event
 364 to the reads it justifies. We require that reads are not justified by conflicting writes (*i.e.*,
 365 $\text{jf} \cap \text{cf} = \emptyset$) and jf^{-1} be *functional* (*i.e.*, whenever $\langle w_1, r \rangle, \langle w_2, r \rangle \in \text{jf}$, then $w_1 = w_2$).
 366 We also define the notion of *external justification*: $\text{jfe} \triangleq \text{jf} \setminus \text{po}$. A read event is
 367 externally justified from a write if the write is not *po*-before the read.

368 ■ $\text{ew} \subseteq [E \cap W] ; (\text{cf} \cap =_{\text{loc}} \cap =_{\text{val}})? ; [E \cap W]$ is an equivalence relation called the *equal-writes*
 369 relation. Equal writes have the same location and value, and (unless identical) are in
 370 conflict with one another.

371 ■ $\text{co} \subseteq [E \cap W] ; (=_{\text{loc}} \setminus \text{ew}) ; [E \cap W]$ is the *coherence* order, a strict partial order that relates
 372 non-equal write events with the same location. We require that coherence be closed with
 373 respect to equal writes (*i.e.*, $\text{ew} ; \text{co} ; \text{ew} \subseteq \text{co}$) and total with respect to *ew* on writes to
 374 the same location:

$$375 \quad \forall x \in \text{Loc}. \forall w_1, w_2 \in W_x. \langle w_1, w_2 \rangle \in \text{ew} \cup \text{co} \cup \text{co}^{-1}$$

376 Given an event structure S , we use “dot notation” to refer to its components (*e.g.*,
 377 $S.E$, $S.\text{po}$). For a set A of events, we write $S.A$ for the set $A \cap S.E$ (for instance, $S.W_x =$
 378 $\{e \in S.E \mid \text{typ}(S.\text{lab}(e)) = W \wedge \text{loc}(S.\text{lab}(e)) = x\}$). Further, for $e \in S.E$, we write $S.\text{typ}(e)$
 379 to retrieve $\text{typ}(S.\text{lab}(e))$. Similar notation is used for the functions `loc` and `val`. Given a
 380 set of thread identifiers T , we write $S.\text{thread}(T)$ to denote the set of events belonging to one
 381 of the threads in T , *i.e.*, $S.\text{thread}(T) \triangleq \{e \in S.E \mid S.\text{tid}(e) \in T\}$. When $T = \{\text{thread}(t)\}$
 382 is a singleton, we often write $S.\text{thread}(t)$ instead of $S.\text{thread}(\{t\})$.

383 We define the immediate *po* and *cf* edges of an event structure as follows:

$$384 \quad S.\text{po}_{\text{imm}} \triangleq S.\text{po} \setminus (S.\text{po} ; S.\text{po}) \quad S.\text{cf}_{\text{imm}} \triangleq S.\text{cf} \cap (S.\text{po}_{\text{imm}}^{-1} ; S.\text{po}_{\text{imm}})$$

385 An event e_1 is an immediate po-predecessor of e_2 if e_1 is po-before e_2 and there is no event
 386 po-between them. Two conflicting events are immediately conflicting if they have the same
 387 immediate po-predecessor.⁶

388 3.3 Event Structure Construction

389 Given a program $prog$, we construct its event structures operationally in a way that guarantees
 390 completeness (*i.e.*, that every read is justified from some write) and $po \cup jf$ acyclicity. We
 391 start with an event structure containing only the initialization events and add one event at a
 392 time following each thread's semantics.

393 For the thread semantics, we assume reductions of the form $\sigma \xrightarrow{e} \sigma'$ between thread
 394 states $\sigma, \sigma' \in \mathbf{ThreadState}$ and labeled by the event $e \in \mathbf{E}$ generated by that execution
 395 step. Given a thread t and a sequence of events $e_1, \dots, e_n \in S.\mathbf{thread}(t)$ in immediate po
 396 succession (*i.e.*, $\langle e_i, e_{i+1} \rangle \in S.\mathbf{po}_{\text{imm}}$ for $1 \leq i < n$) starting from a first event of thread t (*i.e.*,
 397 $\text{dom}(S.\mathbf{po}; [e_1]) \subseteq \text{Init}$), we can add an event e po-after that sequence of events provided that
 398 there exist thread states $\sigma_1, \dots, \sigma_n$ and σ' such that $prog(t) \xrightarrow{e_1} \sigma_1 \xrightarrow{e_2} \sigma_2 \dots \xrightarrow{e_n} \sigma_n \xrightarrow{e} \sigma'$,
 399 where $prog(t)$ is the initial thread state of thread t of the program $prog$. By construction,
 400 this means that the newly added event e will be in conflict with all other events of thread t
 401 besides e_1, \dots, e_n .

402 Further, when the new event e is a read event, it has to be justified from an existing
 403 write event, so as to ensure completeness and prevent “out-of-thin-air” values. The write
 404 event is picked non-deterministically from all non-conflicting writes with the same location
 405 as the new read event. Similarly, when e is a write event, its position in co order should be
 406 chosen. It can be done by either picking an ew equivalence class and including the new write
 407 in it, or by putting the new write immediately after some existing write in co order. At each
 408 step, we also check for *event structure consistency* (to be defined in Def. 5): If the event
 409 structure obtained after the addition of the new event is inconsistent, it is discarded.

410 3.4 Event Structure Consistency

411 To define consistency, we first need a number of auxiliary definitions. The *happens-before*
 412 order $S.\mathbf{hb}$ is a generalization of the program order. Besides the program order edges, it
 413 includes certain *synchronization* edges (captured by the *synchronizes with* relation, $S.\mathbf{sw}$).

$$414 \quad S.\mathbf{hb} \triangleq (S.\mathbf{po} \cup S.\mathbf{sw})^+$$

415 For the fragment covered in this section, there are no synchronization edges (*i.e.*, $\mathbf{sw} = \emptyset$),
 416 and so \mathbf{hb} and \mathbf{po} coincide. In the full model,⁷ however, certain justification edges (*e.g.*,
 417 between release/acquire accesses) contribute to \mathbf{sw} and hence to \mathbf{hb} .

418 The *extended conflict* relation $S.\mathbf{ecf}$ extends the notion of conflicting events to account
 419 for \mathbf{hb} ; two events are in extended conflict if they happen after conflicting events.

$$420 \quad S.\mathbf{ecf} \triangleq (S.\mathbf{hb}^{-1})^? ; S.\mathbf{cf} ; S.\mathbf{hb}^?$$

421 As already mentioned in §2, the *reads-from* relation, $S.\mathbf{rf}$, of a Weakestmo event structure
 422 is derived. It is defined as an extension of $S.\mathbf{jf}$ to all $S.\mathbf{ew}$ -equivalent writes.

$$423 \quad S.\mathbf{rf} \triangleq (S.\mathbf{ew} ; S.\mathbf{jf}) \setminus S.\mathbf{cf}$$

⁶ Our definition of immediate conflicts differs from that of [6] and is easier to work with. The two definitions are equivalent if the set of initialization events is non-empty.

⁷ The full model is presented in [6] and also in our Coq development.

XX:12 Reconciling Event Structures with Modern Multiprocessors

424 Note that unlike $S.\mathbf{jf}^{-1}$, the relation $S.\mathbf{rf}^{-1}$ is not functional. This does not cause any
 425 problems, however, since all the writes from whence a read reads have the same location and
 426 value and are in conflict with one another.

427 The relation $S.\mathbf{fr}$, called *from-read* or *reads-before*, places read events before subsequent
 428 writes.

$$429 \quad S.\mathbf{fr} \triangleq S.\mathbf{rf}^{-1} ; S.\mathbf{co}$$

430 The *extended coherence* $S.\mathbf{eco}$ is a strict partial order that orders events operating on the
 431 same location. (It is almost total on accesses to a given location, except that it does not
 432 order equal writes nor reads reading from the same write.)

$$433 \quad S.\mathbf{eco} \triangleq (S.\mathbf{co} \cup S.\mathbf{rf} \cup S.\mathbf{fr})^+$$

434 We observe that in our model, \mathbf{eco} is equal to $\mathbf{rf} \cup \mathbf{co}; \mathbf{rf}^? \cup \mathbf{fr}; \mathbf{rf}^?$, similar to the corresponding
 435 definitions about execution graphs in the literature.⁸

436 The last ingredient that we need for event structure consistency is the notion of *visible*
 437 events, which will be used to constrain external justifications. We define it in a few steps.
 438 Let e be some event in S . First, consider all write events used to externally justify e or
 439 one of its justification ancestors. The relation $S.\mathbf{jfe}; (S.\mathbf{po} \cup S.\mathbf{jf})^*$ defines this connection
 440 formally. Among that set of write events restrict attention to those conflicting with e , and
 441 call that set M . That is, $M \triangleq \text{dom}(S.\mathbf{cf} \cap (S.\mathbf{jfe}; (S.\mathbf{po} \cup S.\mathbf{jf})^*); [e])$. Event e is *visible* if
 442 all writes in M have an equal write that is po-related with e . Formally,⁹

$$443 \quad S.\mathbf{vis} \triangleq \{e \in S.E \mid S.\mathbf{cf} \cap (S.\mathbf{jfe}; (S.\mathbf{po} \cup S.\mathbf{jf})^*); [e] \subseteq S.\mathbf{ew}; (S.\mathbf{po} \cup S.\mathbf{po}^{-1})^?\}$$

444 Intuitively, visible events cannot depend on conflicting events: for every such justification
 445 dependence, there ought to be an equal non-conflicting write.

446 *Consistency* places a number of additional constraints on event structures. First, it checks
 447 that there is no redundancy in the event structure: immediate conflicts arise only because
 448 of read events justified from non-equal writes. Second, it extends the constraints about \mathbf{cf}
 449 to the extended conflict \mathbf{ecf} ; namely that no event can conflict with itself or be justified
 450 from a conflicting event. Third, it checks that reads are justified either from events of the
 451 same thread or from visible events of other threads. Finally, it ensures *coherence*, *i.e.*, that
 452 executions restricted to accesses on a single location do not have any weak behaviors.

453 ► **Definition 5.** *An event structure S is said to be consistent if the following conditions hold.*

- 454 ■ $\text{dom}(S.\mathbf{cf}_{\text{imm}}) \subseteq S.R$ (\mathbf{cf}_{imm} -READ)
- 455 ■ $S.\mathbf{jf}; S.\mathbf{cf}_{\text{imm}}; S.\mathbf{jf}^{-1}; S.\mathbf{ew}$ is irreflexive. (\mathbf{cf}_{imm} -JUSTIFICATION)
- 456 ■ $S.\mathbf{ecf}$ is irreflexive. (\mathbf{ecf} -IRREFLEXIVITY)
- 457 ■ $S.\mathbf{jf} \cap S.\mathbf{ecf} = \emptyset$ (\mathbf{jf} -NON-CONFLICT)
- 458 ■ $\text{dom}(S.\mathbf{jfe}) \subseteq S.\mathbf{vis}$ (\mathbf{jfe} -VISIBLE)
- 459 ■ $S.\mathbf{hb}; S.\mathbf{eco}^?$ is irreflexive. (COHERENCE)

⁸ This equivalence equivalence does not hold in the original Weakestmo model [6]. To make the equivalence hold, we made \mathbf{ew} transitive, and require $\mathbf{ew}; \mathbf{co}; \mathbf{ew} \subseteq \mathbf{co}$.

⁹ Note, that in [6] the definition of the visible events is slightly more verbose. We proved in Coq that our simpler definition is equivalent to the one given there.

3.5 Execution Extraction

The last part of Weakestmo is the extraction of executions from an event structure. An execution is essentially a conflict-free event structure.

► **Definition 6.** An execution graph G is a tuple $\langle E, \text{tid}, \text{lab}, \text{po}, \text{rf}, \text{co} \rangle$ where its components are defined similarly as in the case of an event structure with the following exceptions:

- po is required to be total on the set of events from the same thread. Thus, execution graphs have no conflicting events, i.e., $\text{cf} = \emptyset$.
- The rf relation is given explicitly instead of being derived. Also, there are no jf and ew relations.
- co totally orders write events operating on the same location.

All derived relations are defined similarly as for event structures. Next we show how to extract an execution graph from the event structure.

► **Definition 7.** A set of events X is called extracted from S if the following conditions are met:

- X is conflict-free, i.e., $[X]; S.\text{cf}; [X] = \emptyset$.
- X is $S.\text{rf}$ -complete, i.e., $X \cap S.\text{R} \subseteq \text{codom}([X]; S.\text{rf})$.
- X contains only visible events of S , i.e., $X \subseteq S.\text{Vis}$.
- X is hb -downward-closed, i.e., $\text{dom}(S.\text{hb}; [X]) \subseteq X$.

Given an event structure S and extracted subset of its events X , it is possible to associate with X an execution graph G simply by restricting the corresponding components of S to X :

$$\begin{aligned} G.E &= X & G.\text{tid} &= S.\text{tid}|_X & G.\text{lab} &= S.\text{lab}|_X \\ G.\text{po} &= [X]; S.\text{po}; [X] & G.\text{rf} &= [X]; S.\text{rf}; [X] & G.\text{co} &= [X]; S.\text{co}; [X] \end{aligned}$$


We say that such execution graph G is *associated with* X and that it is *extracted* from the event structure: $S \triangleright G$.

Weakestmo additionally defines another consistency predicate to further filter out some of the extracted execution graphs. In the Weakestmo fragment we consider, this additional consistency predicate is trivial—every extracted execution satisfies it—and so we do not present it here. In the full model, execution consistency checks atomicity of read-modify-write instructions, and sequential consistency for SC accesses.

4 Compilation Proof for Weakestmo

In this section, we outline our correctness proof for the compilation from Weakestmo to the various hardware models. As already mentioned, our proof utilizes IMM [19]. In the following, we briefly present IMM for the fragment of the model containing only relaxed reads and writes (Section 4.1), our simulation relation (Section 4.2) for the compilation from Weakestmo to IMM, and outline the argument as to why the simulation relation is preserved (Section 4.3). Mapping from IMM to the hardware models has already been proved correct by Podkopaev *et al.* [19], so we do not present this part here. Later, in §5, we will extend the IMM mapping results to cover SC accesses.

As a further motivating example for this section consider yet another variant of the load buffering program shown in Fig. 5. As we will see, its annotated weak behavior is allowed by IMM and also by Weakestmo, albeit in a different way. The argument for constructing the Weakestmo event structure that exhibits the weak behavior from the given IMM execution graph is non-trivial.



■ **Figure 5** A variant of the load-buffering program (left) and the IMM graph G corresponding to its annotated weak behavior (right).

502 4.1 The Intermediate Memory Model IMM

503 In order to discuss the proof, we briefly present a simplified version of the formal IMM
504 definition, where we have omitted constraints about RMW accesses and fences.

505 ► **Definition 8.** An IMM execution graph G is an execution graph (Def. 6) extended with
506 one additional component: the preserved program order $\text{ppo} \subseteq [\text{R}] ; \text{po} ; [\text{W}]$.

507 Preserved program order edges correspond to syntactic dependencies guaranteed to be
508 preserved by all major hardware platforms. For example, the execution graph in Fig. 5 has
509 two **ppo** edges corresponding to the data dependencies via registers r_1 and r_3 . (The full
510 IMM definition [19] distinguishes between the different types of dependencies—control, data,
511 adress—and includes them as separate components of execution graphs. In the full model,
512 **ppo** is actually derived from the more basic dependencies.)

513 IMM-consistency checks completeness, coherence, and acyclicity:¹⁰

- 514 ► **Definition 9.** An IMM execution graph G is IMM-consistent if
- 515 ■ $\text{codom}(G.\text{rf}) = G.\text{R}$, (COMPLETENESS)
 - 516 ■ $G.\text{hb} ; G.\text{eco}^?$ is irreflexive, and (COHERENCE)
 - 517 ■ $G.\text{rf} \cup G.\text{ppo}$ is acyclic. (NO-THIN-AIR)

518 As we can see, the execution graph G of Fig. 5 is IMM-consistent because every read of
519 the graph reads from some write event and, moreover, the COHERENCE and NO-THIN-AIR
520 properties hold.

521 4.2 Simulation Relation for Weakestmo to IMM Proof

522 In this section, we define the simulation relation \mathcal{I} , which is used for the simulation of a
523 traversal of an IMM-consistent execution graph by a Weakestmo event structure presented in
524 Section 2.3.

525 The way we define $\mathcal{I}(\text{prog}, G, \langle C, I \rangle, S, X)$ induces a strong connection between events in
526 the execution graph G and the event structure S . We make this connection explicit with the
527 function $\text{s2g}_{G,S} : S.E \rightarrow G.E$, which maps events of the event structure S into the events of
528 the execution graph G , such that e and $\text{s2g}_{G,S}(e)$ belong to the same thread and have the
529 same po-position in the thread.¹¹ Note that $\text{s2g}_{G,S}$ is defined for all events $e \in S.E$, meaning

¹⁰ Again, this is a simplified presentation for a fragment of the model. We refer the reader to Podkopaev *et al.* [19] or our Coq development for the full definition, which further distinguishes between internal and external **rf** edges.

¹¹ Here we assume existence and uniqueness of such a function. In our Coq development, we have a different representation of execution graphs which makes the existence and uniqueness questions trivial.

530 that the event structure S does not contain any redundant events that do not correspond to
 531 events in the IMM execution graph G . The function $\mathbf{s2g}_{G,S}$, however, does not have to be
 532 injective: in particular, events e and e' that are in immediate conflict in S have the same
 533 $\mathbf{s2g}_{G,S}$ -image in G . In the rest of the paper, whenever G and S are clear from the context,
 534 we omit the G, S subscript from $\mathbf{s2g}$.


535 In the context of a function $\mathbf{s2g}$ (for some G and S), we also use $\llbracket \cdot \rrbracket$ and $\llbracket \cdot \rrbracket$ to lift $\mathbf{s2g}$
 536 to sets and relations:

$$\begin{aligned}
 537 \quad & \text{for } A_S \subseteq S.E : \llbracket A_S \rrbracket \triangleq \{\mathbf{s2g}(e) \mid e \in A_S\} \\
 538 \quad & \text{for } A_G \subseteq G.E : \llbracket A_G \rrbracket \triangleq \{e \in S.E \mid \mathbf{s2g}(e) \in A_G\} \\
 539 \quad & \text{for } R_S \subseteq S.E \times S.E : \llbracket R_S \rrbracket \triangleq \{\langle \mathbf{s2g}(e), \mathbf{s2g}(e') \rangle \mid \langle e, e' \rangle \in R_S\} \\
 540 \quad & \text{for } R_G \subseteq G.E \times G.E : \llbracket R_G \rrbracket \triangleq \{\langle e, e' \rangle \in S.E \times S.E \mid \langle \mathbf{s2g}(e), \mathbf{s2g}(e') \rangle \in R_G\}
 \end{aligned}$$

542 For example, $\llbracket C \rrbracket$ denotes a subset of S 's events whose $\mathbf{s2g}$ -images are covered events in G ,
 543 and $\llbracket S.\mathbf{rf} \rrbracket$ denotes a relation on events in G whose $\mathbf{s2g}$ -preimages in S are related by $S.\mathbf{rf}$.

544 We define the relation $\mathcal{I}(\mathit{prog}, G, \langle C, I \rangle, S, X)$ to hold if the following conditions are met:

- 545 1. G is an IMM-consistent execution of prog .
- 546 2. S is a Weakestmo-consistent event structure of prog .
- 547 3. X is an extracted subset of S .
- 548 4. S and X corresponds precisely to all covered and issued events and their po-predecessors:
 549 - $\llbracket S.E \rrbracket = \llbracket X \rrbracket = C \cup \mathit{dom}(G.\mathit{po}^? ; [I])$
 550 (Note that C is closed under po-predecessors, so $\mathit{dom}(G.\mathit{po}^? ; [C]) = C$.)
- 551 5. Each S event has the same thread, type, modifier, and location as its corresponding
 552 G event. In addition, covered and issued events in X have the same value as their
 553 corresponding ones in G .
 554 a. $\forall e \in S.E. S.\{\mathit{tid}, \mathit{typ}, \mathit{loc}, \mathit{mod}\}(e) = G.\{\mathit{tid}, \mathit{typ}, \mathit{loc}, \mathit{mod}\}(\mathbf{s2g}(e))$
 555 b. $\forall e \in X \cap \llbracket C \cup I \rrbracket. S.\mathit{val}(e) = G.\mathit{val}(\mathbf{s2g}(e))$
- 556 6. Program order in S corresponds to program order in G :
 557 - $\llbracket S.\mathit{po} \rrbracket \subseteq G.\mathit{po}$
- 558 7. Identity relation in G corresponds to identity or conflict relation in S :
 559 - $\llbracket \mathit{id} \rrbracket \subseteq S.\mathbf{cf}^?$
- 560 8. Reads in S are justified by writes that have already been observed by the corresponding
 561 events in G . Moreover, covered events in X are justified by a write corresponding to that
 562 read from the corresponding read in G :
 563 a. $\llbracket S.\mathbf{jf} \rrbracket \subseteq G.\mathbf{rf}^? ; G.\mathbf{hb}^?$
 564 b. $\llbracket S.\mathbf{jf} ; [X \cap \llbracket C \rrbracket] \rrbracket \subseteq G.\mathbf{rf}$
- 565 9. Every write event justifying some external read event should be $S.\mathbf{ew}$ -equal to some issued
 566 write event in X :
 567 - $\mathit{dom}(S.\mathbf{jfe}) \subseteq \mathit{dom}(S.\mathbf{ew} ; [X \cap \llbracket I \rrbracket])$
- 568 10. Equal writes in S correspond to the same write event in G :
 569 - $\llbracket S.\mathbf{ew} \rrbracket \subseteq \mathit{id}$
- 570 11. Every non-trivial $S.\mathbf{ew}$ equivalence class contains an issued write in X :
 571 - $S.\mathbf{ew} \subseteq (S.\mathbf{ew} ; [X \cap \llbracket I \rrbracket] ; S.\mathbf{ew})^?$
- 572 12. Coherence edges in S correspond to coherence or identity edges in G . (We will explain in
 573 Section 4.3 why a coherence edge in S might correspond to an identity edge in G .)
 574 - $\llbracket S.\mathbf{co} \rrbracket \subseteq G.\mathbf{co}^?$



■ **Figure 6** The execution graph G , its traversal configuration TC_a , the related event structure S_a , and the selected execution X_a . Covered events are marked by \square and issued ones by \circ . Events belonging to the selected execution are marked by \odot .

575 As an example, consider the execution G from Fig. 5, the traversal configuration
 576 $TC_a \triangleq \langle \{\text{Init}\}, \{\text{Init}, e_3^1\} \rangle$, and the event structure S_a shown in Fig. 6. We will show that
 577 $\mathcal{I}(\text{prog}, G, TC_a, S_a, X_a)$, where $X_a \triangleq S_a \cdot \mathbf{E}$, holds.

578 Take $\text{s2g}_{G, S_a} = \{\text{Init} \mapsto \text{Init}, e_{11}^1 \mapsto e_1^1, e_{21}^1 \mapsto e_2^1, e_{31}^1 \mapsto e_3^1\}$. Given that $\text{cf} = \text{ew} = \emptyset$, the
 579 consistency constraints hold immediately. For example, condition 8 holds because e_{11}^1 is
 580 justified by Init , which happens before it. Finally, note that only e_{31}^1 and e_3^1 are required to
 581 have the same value by constraint 5, the other related thread events only need to have the
 582 same type and address.

583 The definition of the simulation relation \mathcal{I} renders the proofs of Lemmas 2 and 4 straight-
 584 forward. Specifically, for Lemma 2, the initial configuration $TC_{\text{init}}(G)$ containing only the
 585 initialization events is simulated by the initial event structure S_{init} as all the constraints are
 586 trivially satisfied ($S_{\text{init}} \cdot \text{po} = S_{\text{init}} \cdot \text{jf} = S_{\text{init}} \cdot \text{ew} = S_{\text{init}} \cdot \text{co} = \emptyset$).


587 For Lemma 4, since $TC_{\text{final}}(G)$ covers all events of G , property 5 implies that the labels
 588 of the events in X are equal to the corresponding events of G ; property 6 means that po is
 589 the same between them; property 8 means that rf is the same between them; properties 7
 590 and 12 together mean that co is the same. Therefore, G and the execution corresponding to
 591 X are isomorphic.

592 4.3 Simulation Step Proof Outline

593 We next outline the proof of Lemma 3, which states that the simulation relation \mathcal{I} can be
 594 restored after a traversal step.

595 Suppose that $\mathcal{I}(\text{prog}, G, TC, S, X)$ holds for some prog, G, TC, S , and X , and we need
 596 to simulate a traversal step $TC \rightarrow TC'$ that either covers or issues an event of thread
 597 t . Then we need to produce an event structure S' and a subset of its events X' such that
 598 $\mathcal{I}(\text{prog}, G, TC', S', X')$ holds. Whenever thread t has any uncovered issued write events,
 599 **Weakestmo** might need to take multiple steps from S to S' so as to add any missing events po -
 600 before the uncovered issued writes of thread t . Borrowing the terminology of the “promising
 601 semantics” [12], we refer to these steps as constructing a certification branch for the issued
 602 write(s).

603 Before we present the construction, let us return to the example of Fig. 5. Consider the
 604 traversal step from configuration TC_a to configuration $TC_b \triangleq \langle \{\text{Init}\}, \{\text{Init}, e_3^1, e_3^2\} \rangle$ by
 605 issuing the event e_3^2 (see Fig. 7). To simulate this step, we need to show that it is possible



■ **Figure 7** The traversal configuration TC_b , the related event structure S_b , and the selected execution X_b .

606 to execute instructions of thread 2 and extend the event structure with a set of events Br_b
 607 matching these instructions. As we have already seen, the labels of the new events can differ
 608 from their counterparts in G —they only have to agree for the covered and issued events. In
 609 this case, we set $Br_b = \{e_{11}^2, e_{21}^2, e_{31}^2\}$, and adding them to the event structure S_a gives us
 610 event structure S_b shown in Fig. 7.

611 In more detail, we need to build a run of thread-local semantics $prog(2) \xrightarrow{e_{11}^2} \xrightarrow{e_{21}^2} \xrightarrow{e_{31}^2} \sigma'$
 612 such that (1) it contains events corresponding to all the events of thread 2 up to e_3^2 (*i.e.*,
 613 e_1^2, e_2^2, e_3^2) with the same location, type, and thread identifier and (2) any events corresponding
 614 to covered or issued events (*i.e.*, e_3^2) should also have the same value as the corresponding
 615 event in G .

616 Then, following the run of the thread-local semantics, we should extend the event structure
 617 S_a to S_b by adding new events Br_b , and ensure that the constructed event structure S_b is
 618 consistent (Def. 5) and simulates the configuration TC_b . In particular, it means that:

- 619 ■ for each read event in Br_b we need to pick a justification write event, which is either
- 620 already present in S or po -precede the read event;
- 621 ■ for each write event in Br_b we should determine its position in co order of the event
- 622 structure.

623 Finally, we need to update the selected execution by replacing all events of thread 2 by the
 624 new events Br_b : $X_b \triangleq X_a \setminus S.thread(\{2\}) \cup Br_b$.

625 4.3.1 Justifying the New Read Events

626 In order to determine whence these read events should be justified (and hence what value
 627 they should return), we have adopted the approach of Podkopaev *et al.* [19] for a similar
 628 problem with certifying promises in the compilation proof from PS to IMM. The construction
 629 relies on several auxiliary definitions.

630 First, given an execution G and a traversal configuration $\langle C, I \rangle$, we define the set of
 631 *determined* events to be those events of G that must have equal counterparts in S . In
 632 particular, this means that S should assign to these events the same label as G , and thus the
 633 same reads-from source for the read events.

634
$$G.determined_{\langle C, I \rangle} \triangleq C \cup I \cup dom((G.rf \cap G.po)^? ; G.ppo ; [I]) \cup codom([I] ; (G.rf \cap G.po))$$

635 Besides covered and issued events, the set of determined events also contains the ppo -prefixes
 636 of issued events, since issued events may depend on their values, as well as any internal reads
 637 reading from issued events, since their values are also determined by the issued events.

XX:18 Reconciling Event Structures with Modern Multiprocessors

638 For the graph G and traversal configuration TC_b , the set of determined events contains
 639 events e_3^1 , e_2^2 , and e_3^2 . (The events e_3^1 and e_3^2 are issued, whereas e_2^2 has a **ppo** edge to e_3^2 .)
 640 In contrast, events e_1^1 , e_2^1 , and e_1^2 are not determined, since their corresponding events in S
 641 read/write a different value.

642 Second, we introduce the *viewfront* relation (**vf**) to contain all the writes that have been
 643 observed at a certain point in the graph. That is, the edge $\langle w, e \rangle \in G.\mathbf{vf}_{TC}$ indicates that
 644 the write w either happens before e , is read by a covered event happening before e , or is
 645 read by a determined read earlier in the same thread as e .

$$646 \quad G.\mathbf{vf}_{\langle C, I \rangle} \triangleq [G.\mathbf{W}]; (G.\mathbf{rf}; [C])^?; G.\mathbf{hb}^? \cup G.\mathbf{rf}; [G.\mathbf{determined}_{\langle C, I \rangle}]; G.\mathbf{po}^?$$

647 Figure 7 depicts three $G.\mathbf{vf}_{TC_b}$ edges. Since $G.\mathbf{vf}_{TC}; G.\mathbf{po} \subseteq G.\mathbf{vf}_{TC}$, the other incoming
 648 viewfront edges to thread 2 can be derived. Note that there is no edge from e_2^1 to thread 2,
 649 since e_2^1 neither happens before any event in thread 2 nor is read by any determined read.

650 Finally, we construct the *stable justification* relation (**sjf**) that helps us justify the read
 651 events in Br_b in the event structure:

$$652 \quad G.\mathbf{sjf}_{TC} \triangleq ([G.\mathbf{W}]; (G.\mathbf{vf}_{TC} \cap =_{G.\mathbf{loc}}); [G.\mathbf{R}]) \setminus (G.\mathbf{co}; G.\mathbf{vf}_{TC})$$

653 It relates a read event r to the **co**-last ‘observed’ write event with same location. Assuming
 654 that G is IMM-consistent, it can be shown that $G.\mathbf{sjf}$ agrees with $G.\mathbf{rf}$ on the set of
 655 determined reads.

$$656 \quad G.\mathbf{sjf}_{TC}; [G.\mathbf{determined}_{TC}] \subseteq G.\mathbf{rf}$$

657 For the graph G and traversal configuration TC_b shown in Fig. 7 the **sjf** relation coincides
 658 with the depicted **vf** edges: *i.e.*, we have $\langle \mathbf{Init}, e_1^1 \rangle, \langle \mathbf{Init}, e_1^2 \rangle, \langle e_3^1, e_2^2 \rangle \in G.\mathbf{sjf}_{TC_b}$.

659 Having \mathbf{sjf}_{TC_b} as a guide for values read by instructions in the certification run, we
 660 construct the steps of the thread-local operational semantics $\mathit{prog}(2) \rightarrow^* \sigma'$ using the
 661 receptiveness property of the thread’s semantics, which essentially says that given an execution
 662 trace $\tau = e_1, \dots, e_n$ of the thread semantics, and a subset of events $K \subseteq \{e_1, \dots, e_{n-1}\}$ along
 663 that trace that have no **ppo**-successors in the graph, we arbitrarily change the values of read
 664 events in K , and there exist values for the write events in K such that the updated execution
 665 trace is also a trace of the thread semantics.¹²

666 The relation \mathbf{sjf}_{TC_b} is also used to pick justification writes for the read events in Br_b . We
 667 have proved that each **sjf** edge either starts in some issued event (of the previous traversal
 668 configuration) or it connects two events that are related by **po**:


$$669 \quad G.\mathbf{sjf}_{TC_b} \subseteq [I_a]; G.\mathbf{sjf}_{TC_b} \cup G.\mathbf{po}$$

670 In the former case, thanks to the property 4 of our simulation relation, we can pick a
 671 write event from X_a corresponding to the issued write (*e.g.*, for Fig. 7, it is the event e_{31}^1 ,
 672 corresponding to the issued write e_3^1). In the latter case, we pick either the initial write or
 673 some $S_b.\mathbf{po}$ preceding write belonging to Br_b .

674 4.3.2 Ordering the New Write Events

675 In order to pick the $S_b.\mathbf{co}$ position of the new write events in the updated event structure, we
 676 generally follow the original $G.\mathbf{co}$ order of the IMM graph. Because of the conflicting events,

¹²The formal definition of the receptiveness property is quite elaborate. For the detailed definition we refer the reader to the Coq development of IMM [7].



■ **Figure 8** The traversal configuration TC_c , the related event structure S_c , and the selected execution X_c .

677 however, it is not always possible to preserve the inclusion between the relations. This is
 678 why we relax the inclusion to $\llbracket S.\text{co} \rrbracket \subseteq G.\text{co}^?$ in property 12 of the simulation relation.

679 To see the problem let us return to the example. Suppose that the next traversal step
 680 covers the read e_1^1 . To simulate this step, we build an event structure S_c (see Fig. 8). It
 681 contains the new events $Br_c \triangleq \{e_{12}^1, e_{22}^1, e_{32}^1\}$.

682 Consider the write events e_{21}^1 and e_{22}^1 of the event structure. Since the events have
 683 different labels, we cannot make them ew -equivalent. And since $S_c.\text{co}$ should be total among
 684 all writes to the same location (with respect to $S_c.\text{ew}$), we must put a co edge between these
 685 two events in one direction or another. Note that events e_{21}^1 and e_{22}^1 correspond to the same
 686 event e_2^1 in the graph, thus we cannot use the coherence order of the graph $G.\text{co}$ to guide
 687 our decision.

688 In fact, the co -order between these two events does not matter, so we could pick either
 689 direction. For the purposes of our proofs, however, we found it more convenient to always
 690 put the new events earlier in the co order (thus we have $\langle e_{22}^1, e_{21}^1 \rangle \in S_c.\text{co}$). Thereby we can
 691 show that the co edges of the event structure ending in the new events, have corresponding
 692 edges in the graph: $\llbracket S_c.\text{co} \rrbracket ; [Br_c] \llbracket \subseteq G.\text{co} \rrbracket$.

693 Now consider the events e_{31}^1 and e_{32}^1 . Since these events have the same label and correspond
 694 to the same event in G , we make them ew -equivalent. In fact, this choice is necessary for the
 695 correctness of our construction. Otherwise, the new events Br_c would be deemed invisible,
 696 because of the $S_c.\text{cf} \cap (S_c.\text{jfe} ; (S_c.\text{po} \cup S_c.\text{jf})^*)$ path between e_{31}^1 and e_{12}^1 . Recall that only
 697 the visible events can be used to extract an execution from the event structure (Def. 7).

698 In general, assuming that $\mathcal{I}(\text{prog}, G, \langle C, I \rangle, S, X)$ holds, we attach the new write event e
 699 to an $S.\text{ew}$ equivalence class represented by the write event w , *s.t.* (i) w has the same s2g
 700 image as e , *i.e.*, $\text{s2g}(w) = \text{s2g}(e)$; (ii) w belongs to X and its s2g image is issued, that is
 701 $w \in X \cap \llbracket I \rrbracket$. If there is no such an event w , we put e $S.\text{co}$ -after events such that their s2g
 702 images are ordered $G.\text{co}$ -before $\text{s2g}(e)$, and $S.\text{co}$ -before events such that their s2g
 703 images are equal to $\text{s2g}(e)$ or ordered $G.\text{co}$ -after it. Note that thanks to property 9 of the simulation
 704 relation, that is $\text{dom}(S.\text{jfe}) \subseteq \text{dom}(S.\text{ew} ; [X \cap \llbracket I \rrbracket])$, our choice of ew guarantees that all
 705 new events will be visible.

706 4.3.3 Construction Overview

707 To sum up, to prove Lemma 3, we consider the events of $G.\text{thread}(\{t\})$ where t is the
 708 thread of the event issued or covered by the traversal step $TC \rightarrow TC'$, together with the

709 **sjf** relation determining the values of the read events. At this point, we can show that
 710 \mathcal{I} -conditions for the new configuration TC' hold for all events except for those in thread t .

711 Because of receptiveness, there exists a sequence of the thread steps $prog(t) \rightarrow^* \sigma'$ for
 712 some thread state σ' such that the labels on this sequence match the events $G.thread(\{t\})$
 713 with the labels determined by **sjf**, and include an event with the same label as the one
 714 issued or covered by the traversal step $TC \rightarrow TC'$.

715 We then do an induction on this sequence of steps, and add each event to the event
 716 structure S and to its selected subset of events X (unless already there), showing along the
 717 way that the \mathcal{I} -conditions also hold for the updated event structure, selected subset, and
 718 the events added. At the end, when we have considered all the events generated by the
 719 step sequence, we will have generated the event structure S' and execution X' such that
 720 $\mathcal{I}(prog, G, TC', S', X')$ holds.

721 5 Handling SC Accesses

722 In this section, we briefly describe the changes needed in order to handle the compilation
 723 of Weakestmo's sequentially consistent (SC) accesses. The purpose of SC accesses is to
 724 guarantee sequential consistency for the simple programming pattern that uses exclusively
 725 SC accesses to communicate between threads. As Lahav *et al.* [14] showed, however, their
 726 semantics is quite complicated because they can be freely mixed with non-SC accesses.

727 We first define an extension of IMM, which we call IMM_{SC} . Its consistency extends that
 728 of IMM with an additional acyclicity requirement concerning SC accesses, which is taken
 729 directly from RC11-consistency [14, Definition 1].

730 ► **Definition 10.** *An execution graph G is IMM_{SC} -consistent if it is IMM-consistent [19,*
 731 *Definition 3.11] and $G.psc_{base} \cup G.psc_F$ is acyclic, where:¹³*


$$\begin{aligned}
 732 \quad G.scb &\triangleq G.po \cup G.po|_{\neq G.1oc}; G.hb; G.po|_{\neq G.1oc} \cup G.hb|_{=1oc} \cup G.co \cup G.fr \\
 733 \quad G.psc_{base} &\triangleq ([G.E^{sc}] \cup [G.F^{sc}]; G.hb^?); G.scb; ([G.E^{sc}] \cup G.hb^?; [G.F^{sc}]) \\
 734 \quad G.psc_F &\triangleq [G.F^{sc}]; (G.hb \cup G.hb; G.eco; G.hb); [G.F^{sc}] \\
 735
 \end{aligned}$$

736 The **scb**, psc_{base} and psc_F relations were carefully designed by Lahav *et al.* [14] (and
 737 recently adopted by the C++ standard), so that they provide strong enough guarantees for
 738 programmers while being weak enough to support the intended compilation of SC accesses
 739 to commodity hardware. In particular, a previous (simpler) proposal in [2], which essentially
 740 includes $G.hb$ between SC accesses in the relation required to be acyclic, is too strong
 741 for efficient compilation to the POWER architecture. Indeed, the compilation schemes to
 742 POWER do not enforce a strong barrier on **hb**-paths between SC accesses, but rather on
 743 $G.po; G.hb; G.po$ -paths between SC accesses.

744 ► **Remark 11.** The full IMM model (*i.e.*, including release/acquire accesses and SC fences, as
 745 defined by Podkopaev *et al.* [19]) forbids cycles in $rfe \cup ppo \cup bob \cup psc_F$, where **bob** is (similar
 746 to **ppo**) a subset of the program order that must preserved due to the presence of a memory
 747 fence or release/acquire access. Since psc_F is already included in IMM's acyclicity constraint,
 748 one may consider the natural option of including psc_{base} in that acyclicity constraint as well.

¹³In IMM_{SC} , event labels include an “access mode”, where **sc** denotes an SC access. The sets $G.E^{sc}$
 consists of all SC accesses (reads, writes and fences) in G , and $G.F^{sc}$ consists of all SC fences in G .

749 However, it leads to a model that is too strong, as it forbids the following behavior:



751 This behavior is allowed by POWER (using any of the two intended compilation schemes for
752 SC accesses; see Section 5.1.2).

753 Adapting the compilation from Weakestmo to IMM_{SC} to cover SC accesses is straightfor-
754 ward because the full definition of Weakestmo [6] does not have any additional constraints
755 about SC accesses at the level of event structures. It only has an SC constraint at the level of
756 extracted executions which is actually the same as in RC11, which we took as is for IMM_{SC}.

757 5.1 Compiling IMM_{SC} to Hardware

758 In this section, we establish describe the extension of the results of [19] to support SC accesses
759 with their intended compilation schemes to the different architectures.

760 As was done in [19], since IMM_{SC} and the models of hardware we consider are all
761 defined in the same declarative framework (using execution graphs), we formulate our
762 results on the level of execution graphs. Thus, we actually consider the mapping of IMM_{SC}
763 execution graphs to target architecture execution graphs that is induced by compilation
764 of IMM_{SC} programs to machine programs. Hence, roughly speaking, for each architecture
765 $\alpha \in \{\text{TSO}, \text{POWER}, \text{ARMv7}, \text{ARMv8}\}$, our (mechanized) result takes the following form:

766 If the α -execution-graph G_α corresponds to the IMM_{SC}-execution-graph G , then
767 α -consistency of G_α implies IMM_{SC}-consistency of G .

768 Since the mapping from Weakestmo to IMM_{SC} (on the program level) is the *identity mapping*
769 (Theorem 1), we obtain as a corollary the correctness of the compilation from Weakestmo to
770 each architecture α that we consider. The exact notions of correspondence between G_α and
771 G are presented in the technical appendix.

772 The mapping of IMM_{SC} to each architecture follows the intended compilation scheme
773 of C/C++11 [16, 14], and extends the corresponding mappings of IMM from Podkopaev
774 *et al.* [19] with the mapping of SC reads and writes. Next, we schematically present these
775 extensions.

776 5.1.1 TSO

777 There are two alternative sound mappings of SC accesses to x86-TSO:

	Fence after SC writes	Fence before SC reads
778	$(\text{R}^{\text{sc}}) \triangleq \text{mov}$	$(\text{R}^{\text{sc}}) \triangleq \text{mfence}; \text{mov}$
	$(\text{W}^{\text{sc}}) \triangleq \text{mov}; \text{mfence}$	$(\text{W}^{\text{sc}}) \triangleq \text{mov}$
	$(\text{RMW}^{\text{sc}}) \triangleq (\text{lock}) \text{ xchg}$	$(\text{RMW}^{\text{sc}}) \triangleq (\text{lock}) \text{ xchg}$

779 The first, which is implemented in mainstream compilers, inserts an **mfence** after every SC
780 write; whereas the second inserts an **mfence** before every SC read. Importantly, one should
781 *globally* apply one of the two mappings to ensure the existence of an **mfence** between every
782 SC write and following SC read.

783 **5.1.2 POWER**

784 There are two alternative sound mappings of SC accesses to POWER:

	Leading sync		Trailing sync
785	$(\mathbb{R}^{\text{sc}}) \triangleq \text{sync}; (\mathbb{R}^{\text{acq}})$		$(\mathbb{R}^{\text{sc}}) \triangleq \text{ld}; \text{sync}$
	$(\mathbb{W}^{\text{sc}}) \triangleq \text{sync}; \text{st}$		$(\mathbb{W}^{\text{sc}}) \triangleq (\mathbb{W}^{\text{rel}}); \text{sync}$
	$(\text{RMW}^{\text{sc}}) \triangleq \text{sync}; (\text{RMW}^{\text{acq}})$		$(\text{RMW}^{\text{sc}}) \triangleq (\text{RMW}^{\text{rel}}); \text{sync}$

786 The first scheme inserts a `sync` before every SC access, while the second inserts an `sync`
 787 after every SC access. Importantly, one should *globally* apply one of the two mappings to
 788 ensure the existence of a `sync` between every two SC accesses.

789 Observing that `sync` is the result of mapping an SC-fence to POWER, we can reuse the
 790 existing proof for the mapping of IMM to POWER. To handle the leading `sync` (respectively,
 791 trailing `sync`) scheme we introduce a preceding step, in which we prove that splitting in the
 792 whole execution graph each SC access to a pair of an SC fence followed (preceded) by a
 793 release/acquire access is a sound transformation under IMM_{SC} . That is, this global execution
 794 graph transformation cannot make an inconsistent execution consistent:

► **Theorem 12.** *Let G be an execution graph such that*

$$[\mathbb{R}^{\text{sc}} \cup \mathbb{W}^{\text{sc}}]; (G.\text{po}' \cup G.\text{po}'; G.\text{hb}; G.\text{po}'); [\mathbb{R}^{\text{sc}} \cup \mathbb{W}^{\text{sc}}] \subseteq G.\text{hb}; [\mathbb{F}^{\text{sc}}]; G.\text{hb},$$

795 where $G.\text{po}' \triangleq G.\text{po} \setminus G.\text{rmw}$. *Let G' be the execution graph obtained from G by weakening*
 796 *the access modes of SC write and read events to release and acquire modes respectively. Then,*
 797 *IMM_{SC} -consistency of G follows from IMM-consistency of G' .*

798 Having this theorem, we can think about mapping of IMM_{SC} to POWER as if it consists
 799 of three steps. We establish the correctness of each of them separately.

- 800 1. At the IMM_{SC} level, we globally split each SC-access to an SC-fence and release/acquire
 801 access. Correctness of this step follows by Theorem 12.
- 802 2. We map IMM to POWER, whose correctness follows by the existing results of [19], since
 803 we do not have SC accesses at this stage.
- 804 3. We remove any redundant fences introduced by the previous step. Indeed, following the
 805 leading `sync` scheme, we will obtain `sync; lwsync; st` for an SC write. The `lwsync` is
 806 redundant here since `sync` provides stronger guarantees than `lwsync` and can be removed.
 807 Similarly, following the trailing `sync` scheme, we will obtain `ld; cmp; bc; isync; sync` for
 808 an SC read. Again, the `sync` makes other synchronization instructions redundant.

809 **5.1.3 ARMv7**

810 The ARMv7 model [1] is very similar to the POWER model with the main difference being
 811 that it has a weaker preserved program order than POWER. However, Podkopaev *et al.* [19]
 812 proved IMM to POWER compilation correctness without relying on POWER's preserved
 813 program order explicitly, but assuming the weaker version of ARMv7's order. Thus, their
 814 proof also establishes correctness of compilation from IMM to ARMv7.

815 Extending the proof to cover SC accesses follows the same scheme discussed for POWER,
 816 since two intended mappings of SC accesses for ARMv7 are the same except for replacing
 817 POWER's `sync` fence with ARMv7's `dmb`:

	Leading dmb		Trailing dmb
818	$(\mathbb{R}^{\text{sc}}) \triangleq \text{dmb}; (\mathbb{R}^{\text{acq}})$		$(\mathbb{R}^{\text{sc}}) \triangleq \text{ldr}; \text{dmb}$
	$(\mathbb{W}^{\text{sc}}) \triangleq \text{dmb}; \text{str}$		$(\mathbb{W}^{\text{sc}}) \triangleq (\mathbb{W}^{\text{rel}}); \text{dmb}$
	$(\text{RMW}^{\text{sc}}) \triangleq \text{dmb}; (\text{RMW}^{\text{acq}})$		$(\text{RMW}^{\text{sc}}) \triangleq (\text{RMW}^{\text{rel}}); \text{dmb}$

819 **5.1.4** ARMv8

820 Since ARMv8 has added dedicated instructions to support C/C++-style SC accesses, we
821 have established the correctness of a mapping employing these new instructions:

$$\begin{aligned}
 \langle R^{sc} \rangle &\triangleq \text{LDAR} \\
 \langle W^{sc} \rangle &\triangleq \text{STLR} \\
 \langle FADD^{sc} \rangle &\triangleq L : \text{LDAXR}; \text{STLXR}; \text{BC } L \\
 \langle CAS^{sc} \rangle &\triangleq L : \text{LDAXR}; \text{CMP}; \text{BC } Le; \text{STLXR}; \text{BC } L; Le :
 \end{aligned}$$

823 We note that in this mapping, we follow Podkopaev *et al.* [19] and compile RMW opera-
824 tions to loops with load-linked and store-conditional instructions (LDX/STX). An alternative
825 mapping for RMWs would be to use single hardware instructions, such as LDADD and CAS, that
826 directly implement the required functionality. Unfortunately, however, due to a limitation of
827 the current IMM setup and unclarity about the exact semantics of the CAS instruction, we
828 are not able to prove the correctness of the alternative mapping employing these instructions.
829 The problem is that IMM assumes that every po-edge from a RMW instruction is preserved,
830 which holds for the mapping of CAS using the aforementioned loop, but not necessarily using
831 the single instruction.

832 **6** Related Work

833 While there are several memory model definitions both for hardware architectures [1, 10, 17,
834 21, 22] and programming languages [3, 4, 11, 15, 18, 20] in the literature, there are relatively
835 few compilation correctness results [6, 9, 12, 14, 19, 25].

836 Most of these compilation results do not tackle any of the problems caused by poUrf cycles,
837 which are the main cause of complexity in establishing correctness of compilation mappings
838 to hardware architectures. A number of papers (*e.g.*, [6, 12, 25]) consider only hardware
839 models that forbid such cycles, such as x86-TSO [17] and “strong POWER” [13], while others
840 (*e.g.*, [9]) consider compilation schemes that introduce fences and/or dependencies so as to
841 prevent poUrf cycles. The only compilation results where there is some non-trivial interplay
842 of dependencies are by Lahav *et al.* [14] and by Podkopaev *et al.* [19].

843 The former paper [14] defines the RC11 model (repaired C11), and establishes a number
844 of results about it, most of which are not related to compilation. The only relevant result
845 is its pencil-and-paper correctness proof of a compilation scheme from RC11 to POWER
846 that adds a fence between relaxed reads and subsequent relaxed writes, but not between
847 non-atomic accesses. As such, the only poUrf cycles possible under the compilation scheme
848 involve a racy non-atomic access. Since non-atomic races have undefined semantics in RC11,
849 whenever there is such a cycle, the proof appeals to receptiveness to construct a different
850 acyclic execution exhibiting the race.

851 The latter paper [19] introduced IMM and used it to establish correctness of compilation
852 from the “promising semantics” (PS) [12] to the usual hardware models. As already men-
853 tioned, IMM’s definition catered precisely for the needs of the PS compilation proof, and
854 so did not include important features such as sequentially consistent (SC) accesses. Our
855 compilation proof shares some infrastructure with that proof—namely, the definition of
856 IMM and traversals—but also has substantial differences because PS is quite different from
857 Weakestmo. The main challenges in the PS proof were (1) to encode the various orders of
858 the IMM execution graphs with the timestamps of the PS machine, and (2) to construct the
859 certification runs for each outstanding promise. In contrast, the main technical challenge in
860 the Weakestmo compilation proof is that event structures represent several possible executions

861 of the program together, and that Weakestmo consistency includes constraints that correlate
862 these executions, allowing one execution to affect the consistency of another.

863 **7 Conclusion**

864 In this paper, we presented the first correctness proof of mapping from the Weakestmo
865 memory model to a number of hardware architectures. As a way to show correctness of
866 Weakestmo compilation to hardware, we employed IMM [19], which we extended with SC
867 accesses, from which compilation to hardware follows.

868 Although relying on IMM modularizes the compilation proof and makes it easy to extend
869 to multiple architectures, it does have one limitation. As was discussed in Section 5.1.4, IMM
870 enforces ordering between RMW events and subsequent memory accesses, while one desirable
871 alternative compilation mapping of RMWs to ARMv8 does not enforce this ordering, which
872 means that we cannot prove soundness of that mapping via the current definition of IMM.
873 We are investigating whether one can weaken the corresponding IMM constraint, so that we
874 can establish correctness of the alternative ARMv8 mapping as well.

875 Another way to establish correctness of this alternative mapping to ARMv8 may be to use
876 the recently developed Promising-ARM model [22]. Indeed, since Promising-ARM is closely
877 related to PS [12], it should be relatively easy to prove the correctness of compilation from
878 PS to Promising-ARM. Establishing compilation correctness of Weakestmo to Promising-
879 ARM, however, would remain unresolved because Weakestmo and PS are incomparable [6].
880 Moreover, a direct compilation proof would probably also be quite difficult because of the
881 rather different styles in which these models are defined.

882 References

- 883 1 Jade Alglave, Luc Maranget, and Michael Tautschnig. Herding cats: Modelling, simulation,
884 testing, and data mining for weak memory. *ACM Trans. Program. Lang. Syst.*, 36(2):7:1–7:74,
885 July 2014. URL: <http://doi.acm.org/10.1145/2627752>, doi:10.1145/2627752.
- 886 2 Mark Batty, Alastair F. Donaldson, and John Wickerson. Overhauling SC atomics in C11 and
887 OpenCL. In *POPL 2016*, pages 634–648. ACM, 2016.
- 888 3 Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. Mathematizing C++
889 concurrency. In *POPL 2011*, pages 55–66, New York, 2011. ACM. doi:10.1145/1925844.
890 1926394.
- 891 4 John Bender and Jens Palsberg. A formalization of java’s concurrent access modes. *Proc.*
892 *ACM Program. Lang.*, 3(OOPSLA):142:1–142:28, October 2019. URL: <http://doi.acm.org/10.1145/3360568>, doi:10.1145/3360568.
- 894 5 Hans-J. Boehm and Brian Demsky. Outlawing ghosts: Avoiding out-of-thin-air results. In
895 *MSPC 2014*, pages 7:1–7:6. ACM, 2014. doi:10.1145/2618128.2618134.
- 896 6 Soham Chakraborty and Viktor Vafeiadis. Grounding thin-air reads with event structures.
897 *Proc. ACM Program. Lang.*, 3(POPL):70:1–70:27, 2019. doi:10.1145/3290383.
- 898 7 The Coq development of IMM, available at <http://github.com/weakmemory/imm>, 2019.
- 899 8 Will Deacon. The ARMv8 application level memory model, 2017. URL: [https://github.com/
900 herd/herdtools7/blob/master/herd/libdir/aarch64.cat](https://github.com/herd/herdtools7/blob/master/herd/libdir/aarch64.cat).
- 901 9 Stephen Dolan, KC Sivaramakrishnan, and Anil Madhavapeddy. Bounding data races in space
902 and time. In *PLDI 2018*, pages 242–255, New York, 2018. ACM. URL: <http://doi.acm.org/10.1145/3192366.3192421>, doi:10.1145/3192366.3192421.
- 904 10 Shaked Flur, Kathryn E. Gray, Christopher Pulte, Susmit Sarkar, Ali Sezgin, Luc Maranget,
905 Will Deacon, and Peter Sewell. Modelling the ARMv8 architecture, operationally: Concurrency
906 and ISA. In *POPL 2016*, pages 608–621, New York, 2016. ACM. URL: <http://doi.acm.org/10.1145/2837614.2837615>, doi:10.1145/2837614.2837615.

- 908 11 Alan Jeffrey and James Riely. On thin air reads towards an event structures model of relaxed
909 memory. In *LICS 2016*, pages 759–767, New York, 2016. ACM. URL: [http://doi.acm.org/10.](http://doi.acm.org/10.1145/2933575.2934536)
910 [1145/2933575.2934536](http://doi.acm.org/10.1145/2933575.2934536), doi:10.1145/2933575.2934536.
- 911 12 Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. A promising
912 semantics for relaxed-memory concurrency. In *POPL 2017*, pages 175–189, New York, 2017.
913 ACM. doi:10.1145/3009837.3009850.
- 914 13 Ori Lahav and Viktor Vafeiadis. Explaining relaxed memory models with program transfor-
915 mations. In *FM 2016*. Springer, 2016. doi:10.1007/978-3-319-48989-6_29.
- 916 14 Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. Repairing
917 sequential consistency in C/C++11. In *PLDI 2017*, pages 618–632, New York, 2017. ACM.
918 doi:10.1145/3062341.3062352.
- 919 15 Jeremy Manson, William Pugh, and Sarita V. Adve. The Java memory model. In *POPL 2005*,
920 pages 378–391, New York, 2005. ACM. doi:10.1145/1040305.1040336.
- 921 16 C/C++11 mappings to processors, 2016. URL: [http://www.cl.cam.ac.uk/~pes20/cpp/](http://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html)
922 [cpp0xmappings.html](http://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html).
- 923 17 Scott Owens, Susmit Sarkar, and Peter Sewell. A better x86 memory model: x86-TSO. In
924 *TPHOLs 2009*, volume 5674 of *LNCs*, pages 391–407, Heidelberg, 2009. Springer.
- 925 18 Jean Pichon-Pharabod and Peter Sewell. A concurrency semantics for relaxed atomics that
926 permits optimisation and avoids thin-air executions. In *POPL 2016*, pages 622–633, New York,
927 2016. ACM. doi:10.1145/2837614.2837616.
- 928 19 Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. Bridging the gap between programming
929 languages and hardware weak memory models. *Proc. ACM Program. Lang.*, 3(POPL):69:1–
930 69:31, 2019. doi:10.1145/3290382.
- 931 20 Anton Podkopaev, Ilya Sergey, and Aleksandar Nanevski. Operational aspects of C/C++
932 concurrency. *CoRR*, abs/1606.01400, 2016. URL: <http://arxiv.org/abs/1606.01400>.
- 933 21 Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell.
934 Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8.
935 *Proc. ACM Program. Lang.*, 2(POPL):19:1–19:29, 2018. doi:10.1145/3158107.
- 936 22 Christopher Pulte, Jean Pichon-Pharabod, Jeehoon Kang, Sung-Hwan Lee, and Chung-
937 Kil Hur. Promising-ARM/RISC-V: a simpler and faster operational concurrency model.
938 In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design*
939 *and Implementation*, PLDI 2019, pages 1–15, New York, NY, USA, 2019. ACM. URL:
940 <http://doi.acm.org/10.1145/3314221.3314624>, doi:10.1145/3314221.3314624.
- 941 23 The RISC-V instruction set manual. volume i: Unprivileged ISA, 2018. Available
942 at [https://github.com/riscv/riscv-isa-manual/releases/download/draft-20180731-e264b74/](https://github.com/riscv/riscv-isa-manual/releases/download/draft-20180731-e264b74/riscv-spec.pdf)
943 [riscv-spec.pdf](https://github.com/riscv/riscv-isa-manual/releases/download/draft-20180731-e264b74/riscv-spec.pdf) [Online; accessed 23-August-2018].
- 944 24 RISC-V: herd vs. operational models, 2018. URL: <http://diy.inria.fr/cats7/riscv/>.
- 945 25 Jaroslav Ševčík, Viktor Vafeiadis, Francesco Zappa Nardelli, Suresh Jagannathan, and Peter
946 Sewell. CompCertTSO: A verified compiler for relaxed-memory concurrency. *J. ACM*, 60(3):22,
947 2013. doi:10.1145/2487241.2487248.