

Taming Release-Acquire Consistency

Ori Lahav Nick Giannarakis Viktor Vafeiadis
Max Planck Institute for Software Systems (MPI-SWS)




Max
Planck
Institute
for
Software Systems

C11's release/acquire declarative memory model

Store buffering

```
x = y = 0
x := 1;   y := 1;
print y  | print x
```

both threads may print 0



RA model: C11 model where all reads are **acquire**, all writes are **release**, and all atomic updates are **acquire/release**


Good balance between performance and programmability:

- Supports intended **hardware/compiler optimizations**:
 - Elimination of redundant adjacent accesses
 - Store-load reordering: $Wx \rightarrow Ry \rightsquigarrow Ry \rightarrow Wx$ (unlike SC)
- **DRF theorem**: No data races under SC ensures no weak behaviors
- **Monotonicity**: Adding synchronization does not introduce behaviors (unlike TSO)
- **Verified compilation schemes** for x86-TSO and Power
- **Program logics**: RSL, GPS, OGRA

Message passing

```
x = 0
m := 42;   while x = 0
x := 1;   | skip;
           | print m
```

only 42 may be printed




Strong release/acquire

Problem: Some behaviors allowed by RA are never observed.

```
x := 1;   print z1;   y := 1;
y := 2;   print z2;   x := 2;
z1 := 1;  print x;    z2 := 1
           print y
```

C11 allows printing 1, 1, 1, 1.



Proposed solution: Rule out $hb \cup mo$ cycles.


- No additional cost:
 - Compilation schemes are not affected.
 - Same compiler optimizations are sound.
- No better deal for Power: Power model restricted to RA accesses = strong RA

SC-fences

Problem: SC-fences are overly weak.

```
x = y = 0
x := 1 | print x; fence(); print y
       | print y; fence(); print x
       | y := 1
```

C11 allows both threads to print 1, 0.



Proposed solution: Model SC-fences as **atomic updates** of a distinguished fence location.

- RA semantics enforces all fence events to be ordered by **hb**.
- Compilation schemes are not affected.
- Adding fences to guarantee SC:
 - Between every two racy accesses
 - Between racy writes and racy reads for *client-server programs*

Operational semantics

- Based on **point-to-point communication**.
- Each processor has a **local memory** and an **outgoing message buffer**.
- Processors non-deterministically choose between performing their own commands and processing incoming messages.
- Messages are processed in the order they were issued.

```
m = x = 0
m := 42;   while x = 0
x := 1;   | skip;
           | print m
           | ...
```

```
x := 7;   x := 8;
print x  | print x
```

If the first thread prints 8,
the second thread cannot print 7

