Designing a Programming Language Shared-Memory Concurrency Semantics

Ori Lahav

http://www.cs.tau.ac.il/~orilahav/



ceClub - The Technion Computer Engineering Club

February 17, 2021

```
Initially, x = y = 0.

\begin{array}{cccc}
x := 1; & & & y := 1; \\
a := y; & & b := x; \\
& \textbf{if } (a = 0) \textbf{ then} & & \textbf{if } (b = 0) \textbf{ then} \\
& & /* \textit{critical section */} & & /* \textit{critical section */}
\end{array}
```

```
Initially, x = y = 0.

x := 1;
a := y;
f(a = 0) then

/* critical section */

f(b = 0) then

/* critical section */
```


Is it safe?

```
Initially, x = y = 0.

x := 1; & y := 1; \\
a := y; \# 0 & b := x; \# 0 \\
if (a = 0) then & if (b = 0) then \\
/* critical section */ /* critical section */
```

Is it safe?

Yes, if we assume sequential consistency (SC):




```
Initially, x = y = 0.

x := 1; y := 1; b := x; \# 0

if (a = 0) then /* critical section */ if (b = 0) then /* critical section */
```

Is it safe?

Yes, if we assume sequential consistency (SC):



No existing hardware implements SC!

lacksquare SC is very expensive (memory $\sim\!\!100$ times slower than CPU).

Example: Shared-memory concurrency in C++


```
int X, Y, a, b;
void thread1() {
    X = 1;
    a = Y;
}
void thread2() {
    Y = 1;
    b = X;
}
```

```
int main () {
    int cnt = 0:
    do {
        X = 0; Y = 0;
        thread first(thread1);
        thread second(thread2);
        first.join();
        second.join();
        cnt++;
    } while (a != 0 || b != 0);
    printf("%d\n",cnt);
    return 0:
```

Example: Shared-memory concurrency in C++

```
int main () {
     int X, Y, a, b;
                                         int cnt = 0:
     void thread1() {
                                         do {
         X = 1:
                                             X = 0; Y = 0:
         a = Y:
                                             thread first(thread1);
                                             thread second(thread2);
     void thread2() {
         Y = 1:
         b = X:
                                             first.join();
                                             second.join();
                                             cnt++;
If Dekker's mutual exclusion
                                         } while (a != 0 || b != 0);
 is safe, this program will
      not terminate
                                         printf("%d\n",cnt);
                                         return 0:
```

Weak memory models




We look for a substitute for SC

► What are the possible outcomes of a multi-threaded program in a high-level language?

Typically called a weak memory model (WMM)

Allows more behaviors than SC.

Weak memory models



We look for a substitute for SC

► What are the possible outcomes of a multi-threaded program in a high-level language?

Typically called a weak memory model (WMM)

Allows more behaviors than SC.

But it is not easy to get right

ightharpoonup The Java memory model (JMM) the the C/C++11 model are both flawed...

The Problem of Programming Language Concurrency Semantics

Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell

University of Cambridge

"Disturbingly, 40+ years after the first relaxed-memory hardware was introduced (the IBM 370/158MP), the field still *does not have a credible proposal for the concurrency semantics* of any general-purpose high-level language that includes high performance shared-memory concurrency primitives. This is a *major open problem* for programming language semantics."

European Symposium on Programming (ESOP) 2015

Plan for rest of the talk

- 1. Challenges for programming language memory models
- 2. The C/C++11 memory model as a prototype
- 3. The "out-of-thin-air" problem
- 4. The "promising semantics" solution


Plan for rest of the talk

- 1. Challenges for programming language memory models
- 2. The C/C++11 memory model as a prototype
- 3. The "out-of-thin-air" problem
- 4. The "promising semantics" solution

Challenge 1: Various target models











POWER **IBM** (2011)











$$x := 1;$$
 $y := 1;$ $b := x; // 0$








Initially, x = y = 0.

 \triangleright y := 1;

b := x; // 0




Initially, x = y = 0.

$$x := 1;$$

► a := y; // 0

$$y := 1;$$

▶ b := x; // 0




Initially, x = y = 0.

```
x := 1;

fence;

a := y; // 0
```



y := 1; fence;


b := x; // 0



Continued (1)

$$a := x; \ // 1$$


 $y := 1;$ $b := y; \ // 1$
 $x := b;$





$$a := x; \ // 1$$

 $y := 1;$ $b := y; \ // 1$
 $x := b;$






```
a := x; \ // 1

y := 1; b := y; \ // 1


x := b;
```






$$a := x; \ // 1$$

 $y := 1;$ $b := y; \ // 1$
 $x := b;$





$$a := x; \ // 1$$
 $b := y; \ // 1$ $y := 1;$ $x := b;$



Challenge 2: Compilers stir the pot


Initially,
$$x = y = 0$$
.

$$x := 1;$$
 $b := x;$ $b := y;$ 1 $c := x;$ 0

forbidden under SC

Challenge 2: Compilers stir the pot

Initially,
$$x = y = 0$$
.







$$x := 1;$$

 $y := 1;$ $b := y;$ $// 1$
 $c := x;$ $// 0$

X forbidden under SC

✓ allowed under SC

Common sub-expression elimination is unsound under SC

Challenge 3: Transformations do not suffice

Program transformations fail short to explain some weak behaviors.

▶ In C/C++, no reordering is allowed in the following program:

Message passing (MP) $x := 1; \quad \left| \begin{array}{c} a := y_{\text{acq}}; \ \# 1 \\ y :=_{\text{rel}} 1; \end{array} \right| \quad b := x; \ \# 0$

Challenge 3: Transformations do not suffice

Program transformations fail short to explain some weak behaviors.

ightharpoonup In C/C++, no reordering is allowed in the following program:


Message passing (MP)
$$x := 1; \quad || \quad a := y_{acq}; \ /\!\!/ 1$$

$$y :=_{rel} 1; \quad || \quad b := x; \ /\!\!/ 0$$

► And yet, since C/C++ is intended to be compiled to a *non-multi-copy-atomic* architectures:

Independent reads of independent writes (IRIW) $a := x_{\text{acq}}; \ \# 1 \\ b := y_{\text{acq}}; \ \# 0 \ \| \ x :=_{\text{rel}} 1; \ \| \ y :=_{\text{rel}} 1; \ \| \ c := y_{\text{acq}}; \ \# 1 \\ d := x_{\text{acq}}; \ \# 0$

Overview



WMM desiderata

- 1. Formal and comprehensive
- 2. Not too weak (good for programmers)
- 3. Not too strong (good for hardware)
- 4. Admits optimizations (good for compilers)

Implementability vs. Programmability

DRF-SC: A fundamental programmability guarantee

DRF-SC guarantee

no data races under SC \implies only SC behaviors

In most cases, programmers can avoid data races by using provided *synchronization mechanisms* (e.g., locks), and need not understand the full semantics.

DRF-SC: A fundamental programmability guarantee

DRF-SC guarantee

no data races under SC \implies only SC behaviors

In most cases, programmers can avoid data races by using provided *synchronization mechanisms* (e.g., locks), and need not understand the full semantics.

Establishing more refined programmability guarantees is an active research area:

- Local DRF for OCaml memory model [Dolan, Sivaramakrishnan, Madhavapeddy PLDI'18]
- ▶ DRF wrt fragments *weaker than SC* [Kang, Hur, L, Vafeiadis, Dreyer POPL'17]

The C11 memory model

- ▶ Introduced by the ISO C/C++ 2011 standards.
- Serves as a solid basis for:
 - ► LLVM
 - WebAssembly memory model [Watt et al. OOPSLA 19]
 - ▶ JavaScript memory model [Watt et al. PLDI 20]
 - ▶ Java 9 [Bender & Palsberg OOPSLA 19]
 - ► Rust

A spectrum of access modes

```
non-atomic 

□ relaxed □ release/acquire
                     memory_order_seq_cst (sc)
                 full fence (x86,PPC); stlr&ldar (ARM)
memory_order_release write (rel)
                                    memory_order_acquire read (acq)
  no fence (x86); lwsync (PPC);
                                       no fence (x86); isync (PPC);
           stlr (ARM)
                                              Idapr (ARM)
                    memory_order_relaxed (rlx)
                              no fence
                          Non-atomic (na)
                      no fence, races are errors!
```

+ Explicit primitives for language level fences


C11: a declarative memory model


Declarative semantics abstracts away from implementation details.


- ▶ Became the "standard" in weak memory models
- ▶ Mature formalisms and tools (e.g., Herd [Alglave, Maranget, Tautschnig. TOPLAS'14])
 - 1. a program \sim a set of directed graphs.
 - 2. The model defines what graphs are *consistent*.


Execution graphs

Store buffering (SB)









Relations

- Program order, po
- ► Reads-from, rf

C/C++11 formal model

```
[-1] : CEvn \rightarrow \mathbb{P}(\text{res} : \text{Val} \cup \{1\}, A : \mathbb{P}(\text{AName}) \text{ lab} : A \rightarrow \text{Act sh} : \mathbb{P}(A \times A) \text{ fst} : A \text{ lst} : A))
                              [v] \stackrel{\text{def}}{=} \{\langle v, \{a\}, \mathsf{lab}, \emptyset, a, a \rangle \mid a \in \mathsf{AName} \land \mathsf{lab}(a) = \mathsf{skip} \}
                    [alloc()] \stackrel{\text{def}}{=} \{ (\ell, \{a\}, lab, \emptyset, a, a) \mid a \in AName \land \ell \in Loc \land lab(a) = \Lambda(\ell) \}
                ||v||_{\sigma} := v'|| \stackrel{\text{def}}{=} \{\langle v', \{a\}, \mathsf{lab}, \emptyset, a, a \rangle \mid a \in \mathsf{AName} \land \mathsf{lab}(a) = \mathsf{W}_{\sigma}(v, v')\}
                          \|[v]_v\| \stackrel{\text{def}}{=} \{\langle v', \{a\}, \text{lab}, \emptyset, a, a \rangle \mid a \in AName \land v' \in Val \land \text{lab}(a) = R_v(v, v')\}
[CAS_{YV}(v, v_0, v_0)] \stackrel{\text{def}}{=} \{(v', \{a\}, |ab, \emptyset, a, a) \mid a \in AName \land v' \in Val \land v' \neq v_0 \land |ab(a) = R_Y(v, v')\}
                                      \sqcup \{(v, \{a\} | \mathsf{lab} | \emptyset, a, a) | a \in \mathsf{AName} \land \mathsf{lab}(a) = \mathsf{RMW}_v(v, v, v_-)\}
  \| \mathbf{et} \cdot \mathbf{r} - \mathbf{E}_t \cdot \mathbf{n} \cdot \mathbf{E}_t \| \stackrel{\text{def}}{=} \{ (1 - A_t \mid \mathbf{ab}_t \cdot \mathbf{sb}_t \cdot \mathbf{fet}, |\mathbf{et}_t \rangle | (1 - A_t \mid \mathbf{ab}_t \cdot \mathbf{sb}_t \cdot \mathbf{fet}, |\mathbf{et}_t \rangle \in [E_t] \}
                                     \cup {(res_2, A_1 \uplus A_2, lab_1 \cup lab_2, sb_1 \cup sb_2 \cup \{(lst_1, fst_2)\}, fst_1, lst_2\}
                                             (v_1, A_1, lab_1, sb_1, fst_1, lst_1) \in ||E_1|| \land (res_2, A_2, lab_2, sb_2, fst_2, lst_2) \in ||E_2||v_1/x||||
       [repeat E end] \stackrel{\text{def}}{=} \{ (res_N, |\cdot|_{i \in [1-N]} A_i, |\cdot|_{i \in [1-N]} | ab_i, |\cdot|_{i \in [1-N]} sb_i \cup \{ (lst_1, fst_2), ..., (lst_{N-1}, fst_N) \}, fst_1, lst_N \}
                                              \forall i. (res_i, A_i, lab_i, sb_i, fst_i, lst_i) \in [E] \land (i \neq N \implies res_i = 0) \land res_N \neq 0)
                      ||E_1|||E_2|| \stackrel{\text{def}}{=} \{(\text{combine}(res_1, res_2), A_1 \uplus A_2 \uplus \{a_{tot}, a_{tota}\}, |\text{lab}_1 \cup |\text{lab}_2 \cup \{a_{tot} \mapsto \text{skip}, a_{tota} \mapsto \text{skip}\}\}
                                               sb_1 \cup sb_2 \cup \{(a_{torb}, fst_1), (a_{torb}, fst_2), (lst_1, a_{torb}), (lst_2, a_{torb})\}, a_{torb}, a_{torb}\}
                                             (res_1, A_1, sb_1, fst, lst_1) \in [E_1] \land (res_2, A_2, sb_2, fst_2, lst_2) \in [E_2] \land a_{tot}, a_{tot} \in AName)
                                                            Figure 2. Semantics of closed program expressions.
                                                                                              As bb(x x)
                                                                                                                                                                                        (IrrefleviveHB)
                                                          \forall \ell. totalorder(\{a \in A \mid iswrite_{\ell}(a)\}, mo) \land hb_{\ell} \subseteq mo
                                                                                                                                                                                       (ConsistentMO)
                               totalorder(\{a \in A \mid isSeqCst(a)\}, sc) \land hb_{SeqCst} \subseteq sc \land mo_{SeqCst} \subseteq sc
                                                                                                                                                                                        (ConsistentSC)
                                   \forall b. \ rf(b) \neq \bot \iff \exists \ell. a. \ iswrite_{\ell}(a) \land isread_{\ell}(b) \land hb(a.b)
                                                                                                                                                                                 (ConsistentRFdom)
                                  \forall a, b, rf(b) = a \implies \exists \ell, v, iswrite_{\ell,v}(a) \land isread_{\ell,v}(b) \land \neg hb(b, a)
                                                                                                                                                                                        (ConsistentRF)
                                \forall a, b, rf(b) = a \land (mode(a) = na \lor mode(b) = na) \implies hb(a, b)
                                                                                                                                                                                    (ConsistentRFna)
             \forall a.b. \ \mathsf{rf}(b) = a \land \mathsf{isSegCst}(b) \implies \mathsf{isc}(a,b) \lor \neg \mathsf{isSegCst}(a) \land (\forall x. \mathsf{isc}(x,b) \Rightarrow \neg \mathsf{hb}(a,x))
                                                                                                                                                                                      (RestrSCReads)
                                                           \mathring{a}_a, b. hb(a, b) \land mo(rf(b), rf(a)) \land locs(a) = locs(b)
                                                                                                                                                                                         (CoherentRR)
                                                    \exists a, b, bb(a, b) \land mo(rf(b), a) \land iswrite(a) \land locs(a) = locs(b)
                                                                                                                                                                                         (CoherentWR)
                                                    \nexists a, b, hb(a, b) \land mo(b, rf(a)) \land iswrite(b) \land locs(a) = locs(b)
                                                                                                                                                                                        (Coherent DM)
                           \forall a. \text{ isrmw}(a) \land \text{rf}(a) \neq \bot \implies \text{mo}(\text{rf}(a), a) \land \nexists c. \text{mo}(\text{rf}(a), c) \land \text{mo}(c, a)
                                                                                                                                                                                        (Atomic RMW)
                                                                  \forall a, b, \ell, \ \mathsf{lab}(a) = \mathsf{lab}(b) = \mathsf{A}(\ell) \implies a = b
                                                                                                                                                                                    (ConsistentAlloc)
where is write, (a) \stackrel{\text{def}}{=} \exists X, v_{\text{old}}, \mathsf{lab}(a) \in \{W_{\mathbf{v}}(\ell, v), \mathsf{RMW}_{\mathbf{v}}(\ell, v_{\text{old}}, v)\} is write, (a) \stackrel{\text{def}}{=} \exists v, is write, (a)
           |\operatorname{sread}_{t-1}(a)| \stackrel{\text{def}}{=} \exists X, v_{\text{none}}, |\operatorname{lab}(a)| \in \{\operatorname{Ry}(\ell, v), \operatorname{RMWy}(\ell, v, v_{\text{none}})\}
           rsElem(a, b) \stackrel{\text{def}}{=} sameThread(a, b) \lor isrmw(b)
                    rseq(a) \stackrel{\text{def}}{=} \{a\} \sqcup \{b \mid rsElem(a,b) \land mo(a,b) \land (\forall c, mo(a,c) \land mo(c,b) \Rightarrow rsElem(a,c))\}
                           sw \stackrel{\text{def}}{=} \{(a,b) \mid mode(a) \in \{rel, rel\_acq, sc\} \land mode(b) \in \{acq, rel\_acq, sc\} \land rf(b) \in rseq(a)\}
                           bb def (cb Llew)+
                         hb. \stackrel{\text{def}}{=} I(a, b) \in \text{hb} \mid \text{iswrite}_r(a) \land \text{iswrite}_r(b)
                   X_{\mathsf{EnrCst}} \stackrel{\text{def}}{=} \{(a,b) \in X \mid \mathsf{isSenCst}(a) \land \mathsf{isSenCst}(b)\}
                  isc(a, b) \stackrel{\text{def}}{=} iswrite_{a-c/b}(a) \wedge sc(a, b) \wedge \sharp c, sc(a, c) \wedge sc(c, b) \wedge iswrite_{a-c/b}(c)
                            Floure 3. Axioms satisfied by consistent C11 executions. Consistent (A. lab. sb. rf. mo. sc)
      c: W(\ell, 1) \longrightarrow a: R(\ell, 1) \mid c: W(\ell, 2) \longrightarrow a: W(\ell, 1) \mid c: W(\ell, 1) \longrightarrow a: R(\ell, 1)
                                    hb.I
      d: W(\ell, 2) \longrightarrow b: B(\ell, 2)
          violates CoherentRR
                                                          violates CoherentWR
```

Figure 4. Sample executions violating coherency conditions (Batty et al. 2011).

Require the existence of several orders that satisfy certain constraints:

- SC-per-location (a.k.a. coherence)
- Release/acquire synchronization
- Global conditions on SC accesses


Example: flag-based synchronization


Message passing (MP)

$$y :=_{rlx} 42;$$
 $a := x_{rlx}; // 1$
 $x :=_{rlx} 1;$ $b := y_{rlx}; // 0$

Message passing (MP)

$$y :=_{rlx} 42;$$
 $a := x_{acq};$ $// 1$
 $x :=_{rel} 1;$ $b := y_{rlx};$ $// 0$





Repairing Sequential Consistency in C11 [L, Val

[L, Vafeiadis, Kang, Hur, Dreyer. PLDI'17]

▶ The semantics of SC accesses is the *most complicated* part of the model.

- ▶ The semantics of SC accesses is the *most complicated* part of the model.
- ► C/C++11 provides too strong semantics (a correctness problem!)

$$a := x_{acq}; //1 \ b := y_{sc}; //0 \ x :=_{sc} 1; \ y :=_{sc} 1; \ c := y_{acq}; //1 \ d := x_{sc}; //0$$

In addition, its semantics for SC fences is too weak.

$$a := x_{acq}; \ /\!\!/ 1$$
fence_{sc};
 $b := y_{acq}; \ /\!\!/ 0$
 $x :=_{rel} 1;$
 $y :=_{rel} 1;$
 $c := y_{acq}; \ /\!\!/ 1$
fence_{sc};
 $d := x_{acq}; \ /\!\!/ 0$

- ▶ The semantics of SC accesses is the *most complicated* part of the model.
- ► C/C++11 provides too strong semantics (a correctness problem!)

$$a := x_{acq}; //1 \ b := y_{sc}; //0 \ x :=_{sc} 1; \ y :=_{sc} 1; \ c := y_{acq}; //1 \ d := x_{sc}; //0$$

In addition, its semantics for SC fences is too weak.

$$a := x_{acq}; \ // 1$$
fence_{sc};
 $b := y_{acq}; \ // 0$
 $x :=_{rel} 1;$
 $y :=_{rel} 1;$
 $c := y_{acq}; \ // 1$
fence_{sc};
 $d := x_{acq}; \ // 0$

 \triangleright The standard committee fixed the specification to solve these problems in C++20.

The "out-of-thin-air" problem

 $ext{non-atomic} \quad extstyle egin{array}{c} ext{release/acquire} & extstyle & ext{sc} \end{array}$

non-atomic
☐ relaxed ☐ release/acquire ☐ sc

Load-buffering

$$a := x; \ // 1$$
 $b := y; \ // 1$ $y := 1;$ $x := b;$

$$\gamma := 1;$$
 $\parallel x := b$

C/C++11 allows this behavior because POWER & ARM allow it!

non-atomic

Load-buffering


$$a := x$$
: // 1

$$b := y; // 1$$

$$a := x; \ // 1$$

 $y := 1;$ $b := y; \ // 1$
 $x := b;$

C/C++11 allows this behavior because POWER & ARM allow it!



non-atomic

Load-buffering


$$a := x$$
: // 1

$$b := y; // 1$$

$$a := x; \ // 1$$

 $y := 1;$ $b := y; \ // 1$
 $x := b;$

C/C++11 allows this behavior because POWER & ARM allow it!



non-atomic

relaxed

release/acquire

Load-buffering


$$a := x; // 1$$

$$b := y; // 1$$

$$a := x; \ // 1$$

 $y := 1;$
 $b := y; \ // 1$
 $x := b;$

C/C++11 allows this behavior because POWER & ARM allow it!



program order reads from

non-atomic

relaxed

release/acquire

Load-buffering


$$a := x; // 1$$

$$b := y; // 1$$

$$a := x; \ // 1$$

 $y := 1;$
 $b := y; \ // 1$
 $x := b;$

C/C++11 allows this behavior because POWER & ARM allow it!



program order reads from

non-atomic

□ release/acquire

Load-buffering

$$a := x$$
; // 1

$$b := y; // 1$$

$$a := x; \ // 1$$

 $y := 1;$
 $b := y; \ // 1$
 $x := b;$

C/C++11 allows this behavior because POWER & ARM allow it!


Load-buffering + data dependency

$$a := x; // 1$$

$$a := x; \ // 1$$
 $b := y; \ // 1$ $y := a;$ $x := b;$

$$y := a$$

$$x := b$$
;





non-atomic

relaxed

release/acquire

Load-buffering

$$a := x$$
; // 1

$$a := x; \ // 1$$

 $y := 1;$
 $b := y; \ // 1$
 $x := b;$

$$y:=1$$
;

$$x := b;$$

C/C++11 allows this behavior because POWER & ARM allow it!

Load-buffering + data dependency

$$a := x; \ /\!\!/ 1$$

$$a := x; //1$$

 $y := a;$
 $b := y; //1$
 $x := b;$

$$y := a$$

$$x := b$$
;

C/C++11 allows this behavior

$$[x = y = 0]$$

$$R \times 1 \qquad R \times 1$$

$$W \times 1 \qquad W \times 1$$

$$Program order$$

reads from

Load-buffering

$$a := x$$
; // 1

$$b := y; // 1$$

$$a := x; \ // 1$$

 $y := 1;$ $b := y; \ // 1$
 $x := b;$

C/C++11 allows this behavior because POWER & ARM allow it!

Load-buffering + data dependency


$$a := x; \ /\!\!/ 1$$

$$a := x; //1$$

 $y := a;$
 $b := y; //1$
 $x := b;$

$$\| x := b$$

C/C++11 allows this behavior Values appear out-of-thin-air! (no hardware/compiler exhibit this behavior)





non-atomic


□ relaxed □ release/acquire

Load-buffering + control dependency

$$a := x;$$
 // if $(a = 1)$

$$a := x; \ /\!\!/ 1$$

if $(a = 1)$
 $y := 1;$
 $b := y; \ /\!\!/ 1$
if $(b = 1)$
 $x := 1;$



program order reads from

non-atomic

relaxed


release/acquire

Load-buffering + control dependency

$$a := x; \ /\!\!/ 1$$

if $(a = 1)$
 $y := 1;$
 $b := y; \ /\!\!/ 1$
if $(b = 1)$
 $x := 1;$

C/C++11 allows this behavior



22

non-atomic

relaxed


release/acquire


Load-buffering + control dependency

$$a := x; \ /\!\!/ 1$$

if $(a = 1)$
 $y := 1;$
 $b := y; \ /\!\!/ 1$
if $(b = 1)$
 $x := 1;$

C/C++11 allows this behavior The DRF guarantee is broken!






The hardware solution

Keep track of syntactic dependencies and forbid dependency cycles.

Load-buffering a := x; //1 y := 1; b := y; //1 x := b;

Load-buffering + data dependency $a := x; \ // 1$ $b := y; \ // 1$ y := a; x := b;



The hardware solution

Keep track of syntactic dependencies and forbid dependency cycles.

Load-buffering

$$a := x; // 1$$

$$a := x; //1$$

 $y := 1;$ $b := y; //1$
 $x := b;$

Load-buffering + data dependency

$$a := x : // 1$$

$$a := x; \ // 1$$
 $b := y; \ // 1$ $y := a;$ $x := b;$

Load-buffering + fake dependency


$$a := x; // 1$$

$$b := y; // 1$$

$$a := x; // 1$$

 $y := a + 1 - a;$ $b := y; // 1$
 $x := b;$

$$x := b$$
:



The hardware solution

Keep track of syntactic dependencies and forbid dependency cycles.

Load-buffering

$$a := x; // 1$$

$$a := x; //1$$

 $y := 1;$
 $b := y; //1$
 $x := b;$

Load-buffering + data dependency

$$a := x; //1$$

 $y := a;$
 $b := y; //1$
 $x := b;$

$$:= a;$$
 $\parallel x :=$


Load-buffering + fake dependency

$$a := x; // 1$$

 $y := a + 1 - a;$ $b := y; // 1$
 $x := b;$

$$b := y; // 1$$

 $x := b;$



Unsuitable for PL: Compilers do not preserve syntactic dependencies.

The "out-of-thin-air" problem

C/C++11 is too weak

- ► Values might appear *out-of-thin-air*.
- ► The *DRF guarantee* is broken.

The C++14 standard states:

"Implementations should ensure that no "out-of-thin-air" values are computed that circularly depend on their own computation."

Solution

A straightforward solution

- ▶ Disallow po ∪ rf cycles!
- On weak hardware it carries a certain implementation cost.

[Ou & Demsky. Towards understanding the costs of avoiding out-of-thin-air results. OOPSLA'18] Slowdown on ARMv8 is 3.1% on average and 17.6% max (on some benchmarks...)

Solution

A straightforward solution

- Disallow po ∪ rf cycles!
- On weak hardware it carries a certain implementation cost.

[Ou & Demsky. Towards understanding the costs of avoiding out-of-thin-air results. OOPSLA'18] Slowdown on ARMv8 is 3.1% on average and 17.6% max (on some benchmarks...)

RC11 (Repaired C11) model

[L, Vafeiadis, Kang, Hur, Dreyer. PLDI'17]

- (Modified) compilation schemes are correct.
- DRF holds and no OOTA-values.
- ► Model checking tools [Kokologiannakis, L, Sagonas, Vafeiadis. POPL'18] http://plv.mpi-sws.org/rcmc/

25

Solution

A straightforward solution

- ▶ Disallow po ∪ rf cycles!
- On weak hardware it carries a certain implementation cost.

[Ou & Demsky. Towards understanding the costs of avoiding out-of-thin-air results. OOPSLA'18] Slowdown on ARMv8 is 3.1% on average and 17.6% max (on some benchmarks...)

RC11 (Repaired C11) model

[L, Vafeiadis, Kang, Hur, Dreyer. PLDI'17]

- ▶ (Modified) compilation schemes are correct.
- DRF holds and no OOTA-values.
- ► Model checking tools [Kokologiannakis, L, Sagonas, Vafeiadis. POPL'18] http://plv.mpi-sws.org/rcmc/
- ► Solving the problem without changing the compilation schemes will require a major revision of the standard.


A 'promising' solution to OOTA

[Kang, Hur, L, Vafeiadis, Dreyer. POPL'17]

A 'promising' solution to OOTA

[Kang, Hur, L, Vafeiadis, Dreyer. POPL'17]

Key idea: Start with an operational interleaving semantics, but allow threads to **promise** to write in the future.




Memory
$$\langle x:0@0\rangle$$
 $\langle y:0@0\rangle$

$$\frac{T_1\text{'s view}}{\frac{x}{0}}$$

$$T_2$$
's view $\frac{x}{0}$ $\frac{y}{0}$

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩




Memory
$$\langle x:0@0\rangle$$
 $\langle y:0@0\rangle$ $\langle x:1@5\rangle$

$$T_1$$
's view $\begin{array}{cc} x & y \\ \hline & 0 \\ \hline & 5 \end{array}$

$$T_2$$
's view $\frac{x}{0} = \frac{y}{0}$

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩




Memory \(\lambda : 0@0 \rangle \) \(\lambda : 0@0 \rangle \) \(\lambda : 1@5 \rangle \) \(\lambda : 1@5 \rangle \)

$$T_1$$
's view $\begin{array}{cc} x & y \\ \hline & 0 \\ 5 \end{array}$

Global memory is a pool of messages of the form


⟨location : value @ timestamp⟩



Memory $\langle x : 0@0 \rangle$ $\langle y : 0@0 \rangle$ $\langle x : 1@5 \rangle$ $\langle y : 1@5 \rangle$

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩



```
Memory \langle x : 0@0 \rangle \langle y : 0@0 \rangle \langle x : 1@5 \rangle \langle y : 1@5 \rangle
```


$$T_1$$
's view $\frac{x}{x}$ $\frac{y}{0}$ 0

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩

$$\begin{array}{c|c}
T_1's \text{ view} \\
\hline
x & y \\
\hline
0 & 0
\end{array}$$

$$\begin{array}{c|c}
x & y \\
\hline
0 & 0
\end{array}$$



Store-buffering

$$x = y = 0$$

 $x = 1;$ $y = 1;$ $b = x; \# 0$

Memory

$$T_1$$
's view

$$T_2$$
's view X V

Coherence Test

$$x = 0$$
 $x = 1;$
 $a = x; // 2$
 $x = 2;$
 $b = x; // 1$

Memory

Memory
$$\langle x:0@0\rangle$$

$$\frac{T_1'\text{s view}}{\frac{x}{0}}$$

$$T_2$$
's view $\frac{x}{0}$

Store-buffering

$$x = y = 0$$

 $x = 1;$ $y = 1;$
 $a = y;$ $|| 0 ||$ $b = x;$ $|| 0$

Memory

$$T_1$$
's view

$$T_2$$
's view x y

Coherence Test

$$x = 0$$

 $x := 1;$ $\blacktriangleright x := 2;$
 $b = x; //2$ $b = x; //1$

Memory

$$\langle x:0@0\rangle$$

 $\langle x:1@5\rangle$

 T_1 's view

$$T_2$$
's view

Store-buffering

$$x = y = 0$$

 $x = 1;$ $y = 1;$ $b = x; \# 0$

Memory

$$T_1$$
's view

$$T_2$$
's view X V

Coherence Test

$$x = 0$$

 $x := 1;$ $x := 2;$
 $a = x; //2$ $b = x; //1$

Memory

$$\langle x:0@0\rangle$$

 $\langle x:1@5\rangle$
 $\langle x:2@7\rangle$

$$T_1$$
's view


$$T_2$$
's view

Simple operational semantics for C11's relaxed accesses


Store-buffering x = y = 0x = 1; a = y; #0 y = 1; b = x; #0

$$T_1$$
's view $\begin{array}{cc} x & y \\ \hline & 0 \\ 5 \end{array}$

$$\begin{array}{c|c}
T_2's \text{ view} \\
\hline
x & y \\
\hline
0 & \chi \\
\hline
5
\end{array}$$



Memory
$$\langle x:0@0\rangle$$
 $\langle x:1@5\rangle$ $\langle x:2@7\rangle$




$$T_2$$
's view $\frac{x}{x}$

Simple operational semantics for C11's relaxed accesses

Store-buffering x = y = 0x = 1; a = y; #0 y = 1; b = x; #0

Memory
$$\langle x : 0@0 \rangle$$
 $\langle y : 0@0 \rangle$ $\langle x : 1@5 \rangle$ $\langle y : 1@5 \rangle$

$$\begin{array}{c|c}
T_2's \text{ view} \\
\hline
x & y \\
\hline
0 & X \\
\hline
5
\end{array}$$



Memory
$$\langle x:0@0\rangle$$
 $\langle x:1@5\rangle$ $\langle x:2@7\rangle$

$$\frac{T_2\text{'s view}}{X \atop 7}$$

Load-buffering

$$a := x; // 1$$

 $y := 1;$ $x := y;$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering

►
$$a := x; //1$$

 $y := 1;$ ► $x := y;$

$$\triangleright x := y;$$

Memory

$$\langle x:0@0\rangle$$

 $\langle y:0@0\rangle$

$$\frac{T_1'\text{s view}}{\frac{x}{0}}$$

$$\frac{T_2'\text{s view}}{\frac{x}{0}}$$

- ▶ To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering

$$ba := x; //1 y := 1;$$
 $bar x := y;$

Memory $\langle x:0@0\rangle$

$$\langle y:0@0\rangle$$
$$\langle y:1@5\rangle$$

$$T_1$$
's view

$$\frac{T_2\text{'s view}}{\frac{x}{0}}$$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering

$$ba := x; //1 y := 1;$$
 $bar x := y;$

$$\triangleright x := y;$$

Memory

$$\langle x:0@0\rangle$$


 $\langle y:0@0\rangle$

$$\langle y : 000 \rangle$$

 $\langle y : 105 \rangle$

T_1 's view

- ▶ To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.



$$\begin{array}{ccc} T_1 \text{'s view} & & & \\ \frac{x}{0} & & & \\ \end{array}$$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering $a := x; \ /\!\!/ 1$ y := 1; x := y;

```
Memory
⟨x:0@0⟩
⟨y:0@0⟩
⟨y:1@5⟩
⟨x:1@5⟩
```

$$T_1$$
's view $\begin{array}{cc} x & y \\ \hline x & 0 \\ \hline 5 \end{array}$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering a := x; // 1y := 1; x := y;

Memory $\langle x:0@0\rangle$ $\langle y:0@0\rangle$ $\langle y: 1@5 \rangle$ $\langle x:1@5\rangle$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering

Memory

 $\langle x:0@0\rangle$ $\langle y:0@0\rangle$ $\langle y: 1@5 \rangle$ $\langle x: 105 \rangle$

Load-buffering + dependency

$$a := x; //1 \ y := a;$$
 $x := y;$

Must not admit the same execution!

Certified promises

Thread-local certification

A thread can promise to write a message, if it can *thread-locally certify* that its promise will be fulfilled.

Load-buffering

$$a := x; //1 \ y := 1;$$
 $x := y;$

Load buffering + fake dependency

$$a := x; //1 y := a + 1 - a;$$
 $x := y;$

 T_1 may promise y := 1, since it is able to write y := 1 by itself.

Load buffering + dependency

$$a := x; //1 y := a;$$
 $x := y;$

 T_1 may **NOT** promise y := 1, since it is not able to write y := 1 by itself.

Is this behavior possible?

```
b := y;
if (b = 42)
c := 1;
else
c := 2;
b := 42;
c := b;
print (c); // prints 1
```

Is this behavior possible?

```
a := x; \ /\!\!/ 42
y := a;
c := else
c := 2;
b := 42;
x := b;
print (c); \ /\!\!/ prints 1
```

Yes. And it can obtained by standard compiler optimizations!

The full model

We have extended this basic idea to handle:

- Atomic Read-Modify-Writes (e.g., CAS, fetch-and-add)
- ► Release/acquire accesses and fences
- SC fences
- ▶ Plain accesses (C11's non-atomics & Java's normal accesses)

Results

- ► No "out-of-thin-air" values
- DRF guarantees
- Compiler optimizations (incl. reorderings, eliminations)
- ► Efficient h/w mappings (x86-TSO, Power, ARM)

The full model

We have extended this basic idea to handle:

- Atomic Read-Modify-Writes (e.g., CAS, fetch-and-add)
- ► Release/acquire accesses and fences
- SC fences
- ▶ Plain accesses (C11's non-atomics & Java's normal accesses)



The **Coq** proof assistant



Results

- No "out-of-thin-air" values
- DRF guarantees
- Compiler optimizations (incl. reorderings, eliminations)
- ► Efficient h/w mappings (x86-TSO, Power, ARM)

The full model

We have extended this basic idea to handle:

- Atomic Read-Modify-Writes (e.g., CAS, fetch-and-add)
- ► Release/acquire accesses and fences
- SC fences
- ▶ Plain accesses (C11's non-atomics & Java's normal accesses)




The **Coq** proof assistant



Results

- No "out-of-thin-air" values
- DRF guarantees
- Compiler optimizations (incl. reorderings, eliminations)
- ► Efficient h/w mappings (x86-TSO, Power, ARM)



- ► A *common denominator* of existing models
- ► Formulated in the *declarative style*
- Simplifies compilation correctness proofs

Certification from current memory is not enough!

```
a := \mathsf{FADD}(x, 1, \mathsf{acq-rel}) \ /\!\!/ \ 0 if a = 0 then y := 1 b := \mathsf{FADD}(x, 1, \mathsf{acq-rel}) \ /\!\!/ \ 0 if b = 0 then c := y \ /\!\!/ \ 1 if c = 1 then x := 0
```

- ► The only race is on an acquire-release RMW.
- The DRF-RA guarantee entails the annotated behavior should be disallowed.
- ▶ Thus, the behavior must be forbidden by the promising model.
- ▶ We forbid it by requiring a certification from *any extension* of the current memory.

Complex compilation issues... (1/2)

$$a := y // 1$$
 $b := z // 1$ $c := FADD(x, 1) // 0$ $y := c + 1$

- The promising model forbids this behavior.
- But, it is allowed when compiling to ARMv8.
- ► Register promotion is unsound.

Complex compilation issues... (2/2)

$$a := CAS(x, 0, 1) \ /\!\!/ \ 1$$
 | $x := 42$
if $a < 10$ then $y := 1$ | $x := b$

- The promising model forbids this behavior.
- ▶ But, it can be obtained by local compiler optimization + global value-range analysis.

Complex compilation issues... (2/2)

$$a := CAS(x, 0, 1) \ /\!\!/ \ 1$$
 | $x := 42$
if $a < 10$ then $y := 1$ | $x := b$

- ► The promising model forbids this behavior.
- ▶ But, it can be obtained by local compiler optimization + global value-range analysis.

Promising 2.0

[Lee, Cho, Podkopaev, Chakraborty, Hur, L, Vafeiadis PLDI'20]

These issues were fixed by a better "forall future memory" certification requirement.

An ongoing challenge: A local DRF guarantee

Existing programmability guarantees are non-modular!

```
a := pop(S)
lock()
process \ a \ accessing \ x, y
unlock()
b := pop(S)
lock()
process \ b \ accessing \ x, y
unlock()
```

- \blacktriangleright We want to assume SC semantics for the accesses to x and y.
- The stack implementation may have (benign) races.
- ► The (global) DRF-SC guarantee is inapplicable.

An ongoing challenge: A local DRF guarantee

Existing programmability guarantees are non-modular!

```
\begin{array}{ll} a := \mathbf{pop}(S) & b := \mathbf{pop}(S) \\ \mathbf{lock}() & \mathbf{lock}() \\ \mathbf{process} \ a \ \mathrm{accessing} \ x, y \\ \mathbf{unlock}() & \mathbf{unlock}() \end{array}
```


- \blacktriangleright We want to assume SC semantics for the accesses to x and y.
- The stack implementation may have (benign) races.
- ► The (global) DRF-SC guarantee is inapplicable.

A bad surprise...

[Lee, Cho, Hur, L submitted]


Standard compiler optimizations are inconsistent with local DRF guarantees.

Summary




- ► The challenges in designing a WMM.
- ► The C/C++11 model.
- ightharpoonup C/C++11 is broken:
 - ► Most problems are **locally fixable**.
 - ▶ But ruling out **OOTA** requires an entirely different approach.
- ► The **promising model** may be the solution.

Summary



- The challenges in designing a WMM.
- ► The C/C++11 model.
- ightharpoonup C/C++11 is broken:
 - ► Most problems are **locally fixable**.
 - ► But ruling out **OOTA** requires an entirely different approach.
- ► The **promising model** may be the solution.

Summary



- ► The challenges in designing a WMM.
- ► The C/C++11 model.
- ightharpoonup C/C++11 is broken:
 - Most problems are locally fixable.
 - ► But ruling out **OOTA** requires an entirely different approach.
- ► The **promising model** may be the solution.

Thank you!

http://www.cs.tau.ac.il/~orilahav/