

# **Corrections to the paper: Overcoming Memory Weakness with Unified Fairness**

**Parosh Abdulla**

**Mohamed Faouzi Atig**

**Adwait Godbole**

**Shankaranarayanan Krishna**

**Mihir Vahanwala**

[Published] Abdulla, P.A., Atig, M.F., Godbole, A., Krishna, S., Vahanwala, M. (2023). Overcoming Memory Weakness with Unified Fairness. In: Enea, C., Lal, A. (eds) Computer Aided Verification. CAV 2023. Lecture Notes in Computer Science, vol 13964. Springer, Cham. [https://doi.org/10.1007/978-3-031-37706-8\\_10](https://doi.org/10.1007/978-3-031-37706-8_10)

[Full version] Abdulla, P.A., Atig, M.F., Godbole, A., Krishna, S., Vahanwala, M.: Overcoming memory weakness with unified fairness (2023). <https://arxiv.org/abs/2305.17605>

## The inaccuracy

In Section 3.3 of the paper, and subsequently in Appendix A, we discuss the instantiation of the framework to various memory models.

However, the instantiations to FIFO and RMO are incorrect, and misrepresent the models. This was due to misunderstandings, for which we apologise.

It is also worth remarking here that the framework, as presented in the paper, applies only to models that prohibit reads from racing. The framework cannot be applied as is to models such as RMO and ARM.

**However, this error does not take away from the main contribution of the paper**, viz. identifying a perspective that naturally lends itself to reasonable and algorithmically amenable definitions of fairness and thus lays the foundation for the verification of liveness in the setting of weak memory.

# Sketching an extension of the framework

In order to handle models like RMO and ARM, where reads are allowed to race (however, writes by the same process to the same variable still do not race), the framework can be augmented by a data structure that keeps a (heap-like) buffer of pending reads, with some constraints to keep track of which overtakes are prohibited by dependencies caused by program semantics.

In a transition, a pending read can be popped from the top of the (heap-)buffer, and justified using a write in a message channel visible to the process.

**This retains the ideas central to the fairness definitions:** we only need keep track of information that affects the execution's future (pending reads, writes yet to become stale), thereby leading to a notion of configuration size. The arguments that motivate bounding the configuration size still hold, and hence **Section 4, which was the main novelty, continues to hold** as well.

## **In this document...**


Precise corrections to the instantiations, and a discussion of the correct RMO and ARM, will be conducted in a carefully revised version

**In this document, we shall address the inaccuracies in Section 3.3 of the original.**

We specify sources defining the models we consider, briefly justify relative strengths when comparable, and give litmus tests demonstrating increasing strength, or incomparability.

<b>Model</b>	<b>See for definition and/or alternate semantics</b>
<b>Sequential Consistency (SC)</b>	[1] Leslie Lamport. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. <i>IEEE Trans. Comput.</i> C-28,9 (Sept. 1979), 690-691.
<b>Total Store Order (TSO)</b>	[2] Mohamed Faouzi Atig, Ahmed Bouajjani, Sebastian Burckhardt, and Madanlal Musuvathi. 2010. On the verification problem for weak memory models. <i>SIGPLAN Not.</i> 45, 1 (January 2010), 7–18. <a href="https://doi.org/10.1145/1707801.1706303">https://doi.org/10.1145/1707801.1706303</a> , [4, Section 8, Appendix D]
<b>Strong Release-Acquire (SRA)</b>	[3, Sections 3-4] Ori Lahav and Udi Boker. 2022. What’s Decidable About Causally Consistent Shared Memory? <i>ACM Trans. Program. Lang. Syst.</i> 44, 2, Article 8 (June 2022), 55 pages. <a href="https://doi.org/10.1145/3505273">https://doi.org/10.1145/3505273</a>
<b>Release-Acquire (RA)</b>	[3, Sections 3-4], [5, Section 2.2]
<b>Partial Store Order (PSO)</b>	[4, Section 8, Appendix D] CORPORATE SPARC International, Inc. 1994. The SPARC architecture manual (version 9). Prentice-Hall, Inc., USA. [2]
<b>Weak Release-Acquire (WRA)</b>	[3, Sections 3-4]
<b>Strong Coherence (StrongCOH)</b>	[5, Section 2.3] Ori Lahav, Egor Namakonov, Jonas Oberhauser, Anton Podkopaev, and Viktor Vafeiadis. 2021. Making weak memory models fair. <i>Proc. ACM Program. Lang.</i> 5, OOPSLA, Article 98 (October 2021), 27 pages. <a href="https://doi.org/10.1145/3485475">https://doi.org/10.1145/3485475</a>
<b>ARM</b>	[6, Sections 4, 6] Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget. Armed Cats: Formal Concurrency Modelling at Arm. <i>ACM Trans. Program. Lang. Syst.</i> 43, 2, Article 8 (June 2021), 54 pages. <a href="https://doi.org/10.1145/3458926">https://doi.org/10.1145/3458926</a>
<b>Relaxed Memory Ordering (RMO)</b>	[4, Section 8, Appendix D]
<b>FIFO Consistency</b>	[7] Lipton, R., Sandberg, J.: PRAM: a scalable shared memory. Technical report CS-TR-180-88, Princeton University (1988) [8] Ahamad, M., Neiger, G., Burns, J.E. <i>et al.</i> Causal memory: definitions, implementation, and programming. <i>Distrib Comput</i> 9, 37–49 (1995). <a href="https://doi.org/10.1007/BF01784241">https://doi.org/10.1007/BF01784241</a>

**Relative Strength of Memory Models: An arrow from A to B denotes that all behaviours of B are allowed by A.**



**Blue** denotes that the underlying reachability is **decidable**, **purple** denotes it is **undecidable**.

**Turquoise** arrows indicate that relative strength follows from **design**.

The **orange** arrow indicates the enforcement of **acquire semantics** on reads.

**Brown** arrows indicate the enforcement of **multi copy atomicity** on the memory model.

(1) {SRA, FIFO}, not {RMO, ARM}

```

x = 1
y = 1
a1 = y //1
membar
a2 = x //0
membar
a3 = x //1

```

(2) TSO, not FIFO

```

x = 1
y = 1
x = 2
y = 2
a1 = x //1
x = 3
a2 = y //0
a3 = y //2
a4 = x //3

```

(3) ARM, not {RMO, FIFO, StrongCOH, WRA}

```

x = 1
a = x //0

```

(4) RMO, not {ARM, FIFO, StrongCOH, WRA}

```

a1 = x //1
a2 = *a1 //0
y = 1
b1 = y //1
b2 = *b1 //0
x = 1

```

(5) PSO, not {FIFO, WRA}

```

x = 1
y = 1
a1 = y //1
a2 = x //0

```

(6) FIFO, not WRA

```

x = 1
a = x //1
y = 1
b1 = y //1
b2 = x //0

```

(7) {FIFO, WRA, RMO, ARM}, not StrongCOH

```

x = 1
x = 2
a1 = x //1
a2 = x //2
b1 = x //2
b2 = x //1

```

(8) RA, not SRA

```

x = 1
y = 2
a = y //1
y = 1
x = 2
b = x //1

```

The instruction **a = \*b** reads the data at memory location whose address is stored in register **b** into register **a**

Entry in Column **A**, Row **B** is number **j**: Litmus test **j** is allowed by **A** but prohibited by **B**

	<b>SC</b>	<b>TSO</b>	<b>SRA</b>	<b>RA</b>	<b>PSO</b>	<b>WRA</b>	<b>StrongCOH</b>	<b>ARM</b>	<b>RMO</b>	<b>FIFO</b>
<b>SC</b>	-	2	2	2	2	2	2	3	4	1
<b>TSO</b>	<b>X</b>	-	1	1	5	1	1	3	4	1
<b>SRA</b>	X	<b>X</b>	-	<b>8</b>	5	7	5	3	4	6
<b>RA</b>	X	X	<b>X</b>	-	5	7	5	3	4	6
<b>PSO</b>	X	<b>X</b>	1	1	-	7	1	3	4	1
<b>WRA</b>	X	X	X	<b>X</b>	<b>5</b>	-	5	<b>3</b>	<b>4</b>	<b>6</b>
<b>StrongCOH</b>	X	X	X	<b>X</b>	<b>X</b>	<b>7</b>	-	<b>3</b>	<b>4</b>	<b>7</b>
<b>ARM</b>	X	X	<b>1</b>	1	<b>X</b>	1	1	-	<b>4</b>	<b>1</b>
<b>RMO</b>	X	X	<b>1</b>	1	<b>X</b>	1	1	<b>3</b>	-	<b>1</b>
<b>FIFO</b>	<b>X</b>	<b>2</b>	2	2	2	2	2	<b>3</b>	<b>4</b>	-

Entry in Column **A**, Row **B** is **X**: Any behaviour allowed by **A** is also allowed by **B**