Fully Abstract Trace Semantics for Protected Module Architectures

Marco Patrignani\textsuperscript{a,1}, Dave Clarke\textsuperscript{b,a}

\textsuperscript{a} iMinds-DistriNet, Dept. Computer Science, KU Leuven, Belgium
\textsuperscript{b} Dept. of Information Technology, Uppsala University, Sweden

Abstract

Protected module architectures (PMA) are an isolation mechanism that emerging processors provide as security building blocks for modern software systems. Reasoning about these building blocks means reasoning about elaborate assembly code, which can be very complex due to the loose structure of the code. One way to overcome this complexity is providing the code with a well-structured semantics. This paper presents one such semantics, namely a \textit{fully abstract} trace semantics, for an assembly language enhanced with PMA. The trace semantics represents the behaviour of protected assembly code with simple abstractions, unburdened by low-level details, at the maximum degree of precision. Furthermore, it captures the capabilities of attackers to protected code and simplifies the formulation of a secure compiler targeting PMA-enhanced assembly language.

Keywords: Fully abstract semantics, trace semantics, untyped assembly language, protected modules architectures, formal languages

1. Introduction

Emerging processors, such as the Intel SGX [1], provide isolation mechanisms as software security building blocks. These are used to withstand low-level attackers who, generally through injected assembly code, can read the whole memory space and can thus access secrets in memory, violate integrity constraints and so on. When these isolation mechanisms are in place, attackers cannot directly violate security properties of isolated software since the isolated memory is not accessible to them. Examples of these protection mechanisms are protected module architectures (PMA) [1, 2, 3, 4, 5, 6, 7], which enforce security properties at process or lower levels (Ring -1). With PMA, the software to be secured is placed in a protected memory partition (a protected module) that
shields it from the surrounding, potentially malicious code. The malicious code can neither read nor write the protected memory; it can only jump to specific addresses in protected memory in order to call functions of the protected code. Thus, PMA makes software more resilient against low-level attackers. However, this does not prevent an attacker from violating security properties of protected code by interacting with it.

Describing the interaction between protected and unprotected code or (dually) of an attacker to protected code can be done by using contextual equivalence. However, while being precise, contextual equivalence is notoriously difficult to reason about [8]. An alternative characterisation of the behaviour of protected code has the form of fully abstract trace semantics. Such a semantics uses simple abstractions to represent the behaviour of protected assembly code, unburdened by low-level details, while remaining at the maximum degree of precision. Dually, it models the behaviour of attackers to protected code, since it captures precisely the capabilities of those attackers.

The fully abstract trace semantics has the following benefits. Firstly, it allows contextual equivalence to be disregarded, since contextual and trace equivalence are proven to be equally precise. The full abstraction property ensures that traces express precisely all the capabilities of an attacker. Without the trace semantics, the capabilities of an attacker towards protected code are expressed by means of contexts: complex sequences of assembly instructions. With the trace semantics, the capabilities of that attacker are captured via the simple notion of traces, which provide a clearer abstraction than contexts.

Secondly, the fully abstract trace semantics fulfils the claims of recent secure compilation works targeting PMA-enhanced assembly languages. Given two programs \( C_1 \) and \( C_2 \) written in a language \( L \), indicate their compilation to an assembly language with \( C_1^↓ \) and \( C_2^↓ \) respectively. One way of proving the compilation scheme secure is formally stated as \( C_1 \simeq C_2 \iff C_1^↓ \simeq C_2^↓ \) [9]. The more complex direction of this proof is \( C_1 \simeq C_2 \Rightarrow C_1^↓ \simeq C_2^↓ \), but it can be simplified by adopting a fully abstract trace semantics for the assembly language, as in the works of Agten et al. [10] and Patrignani et al. [11, 12]. These works presented secure compilers to PMA-enhanced assembly code that depend on the assembly language having a fully abstract trace semantics such as one of those presented in this paper.

Finally, the trace semantics allows some limitations of the aforementioned secure compilers to be forgone. Currently, securely-compiled function calls can have a number of parameters based on what the registers allow. To overcome this limitation (or to pass large data that does not fit in a register value), additional parameters can be spilled on the stack in unprotected memory. To allow this spilling, the trace semantics needs to capture reading and writing outside of the protected memory. While none of the previous did, the trace semantics of this paper considers both operations.

This paper initially presents the PMA protection mechanism and informally describes how to devise a fully abstract trace semantics for PMA-enhanced assembly code (Section 2). Then it introduces \( \mathcal{A} \mathcal{I} \): an assembly language en-
hanced with PMA (Section 3). This paper then investigates how different operations across PMA boundaries are supported by trace semantics. It explores the design space of trace semantics for A+I and presents two different fully abstract trace semantics for it (Section 4): one where cross-boundary operations are restricted to function calls (Section 4.1) and one where they are unrestricted (Section 4.2). This paper extends the authors’ previous work [13] by considering additional behaviour in traces in the form of protected code reading unprotected memory (whose complications are explained in Section 2.2). This paper then provides a general strategy to simplify the proof of full abstraction of the trace semantics (Section 5). Finally, it reviews related work (Section 6) and concludes (Section 7). Limitations of this work are threefold. Firstly, the trace semantics cannot express side-channel attacks. Secondly, the formalisation does not consider details of the architecture such as caches; yet this is a commonly found assumption [10, 11, 14, 15]. Thirdly, the second trace semantics relies on an assumption on the partitioning of unprotected code that is not readily fulfilled by certain PMA implementations; Section 7 discusses this limitation.

2. Protected Programs and Trace Semantics

This section describes the PMA memory access control mechanism and the behaviour of A+I code (Section 2.1). Then it discusses the pitfalls to avoid in order to obtain a fully abstract trace semantics for A+I code (Section 2.2).

2.1. The PMA Protection Mechanism, Informally

The assembly language is enhanced with a protected module architecture (PMA). This isolation mechanism enforces a fine-grained, program counter-based memory access control mechanism [2, 3, 4, 5, 6, 7]. We review this mechanism from the work of Strackx and Piessens [6], upon which our results are based. The techniques presented in this paper can nevertheless be easily adapted to reasoning about other isolation mechanisms [2, 3, 5]. The protection mechanism provides a secure environment for running code that must be protected from the code it interacts with. This mechanism assumes that the memory is logically divided into a protected and an unprotected partition. The protected partition is further divided into a read-only code and a non-executable data section. The code section contains a variable number of entry points: the only addresses which instructions in unprotected memory can jump to and execute. The data section is accessible only from the protected partition. Based on the location of the program counter, instructions that violate the access control policy cause the execution to halt [10, 11].

The table below summarises the access control model enforced by PMA.

<table>
<thead>
<tr>
<th>From \ To</th>
<th>Protected</th>
<th>Code</th>
<th>Data</th>
<th>Unprotected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protected</td>
<td>r x</td>
<td>r x</td>
<td>r w</td>
<td>r w x</td>
</tr>
<tr>
<td>Unprotected</td>
<td>x</td>
<td></td>
<td></td>
<td>r w x</td>
</tr>
</tbody>
</table>
Following are some code snippets that exemplify how the PMA access control mechanism works, and introduce the syntax of the A+I along the way. All A+I examples throughout the paper assume the presence of a protected memory section spanning from address 100 to 200, with a single entry point at address 100. In the examples, call the code located in the protected section Pₚ and the code located in the unprotected section Pᵤ. Every instruction is preceded by the address where it is located; execution starts at address 0.

**Example 1 (No execution of code in the protected code section).** Pᵤ initialises register r₀ to 101 (line 1) and then jumps to that address (line 2).

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>movi r₀, 101</td>
<td>// unprotected code</td>
</tr>
<tr>
<td>1</td>
<td>jmp r₀</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>add r₀, r₁</td>
<td>// protected code</td>
</tr>
<tr>
<td>101</td>
<td>ret</td>
<td></td>
</tr>
</tbody>
</table>

Since address 101 is not an entry point of the protected memory section, the jump of Pᵤ does not succeed.

**Example 2 (No reading/writing the protected code section).** Pᵤ initialises register r₀ to 101 (line 1) and register r₁ to 20 (line 2), then it writes the contents of r₁ to the address in r₀ (line 3).

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>movi r₀, 101</td>
<td>// unprotected code</td>
</tr>
<tr>
<td>1</td>
<td>movi r₁, 20</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>move r₀, r₁</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>add r₀, r₁</td>
<td>// protected code</td>
</tr>
<tr>
<td>101</td>
<td>ret</td>
<td></td>
</tr>
</tbody>
</table>

Since address 101 is protected, Pᵤ cannot write there, so execution is halted, as in Example 1. Analogously, if the instruction of line 2 were replaced with movl r₀, r₁, the execution halts. In that case, Pᵤ would be attempting to read the protected memory section, while it does not have that privilege.

**Example 3 (Interoperation between protected and unprotected code).**
Pᵤ initialises register r₀ to 12 (line 1), register r₁ to 10 (line 2), register r₅ to 100 (line 3) and then calls to the protected function located at address 100 (line 4), storing address 4 on the call stack (implicit). Pₛ subtracts registers r₀ and r₁ (line 6) and, if the result is greater than or equal to zero, returns that result (line 9). Otherwise, if the result is less than zero, Pₛ jumps to address 104 (lines 7, 8), and returns 0 (lines 10, 11). Execution then continues in unprotected memory at address 4 (line 5, omitted), which is the address popped from the call stack (implicit).

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>movi r₀, 12</td>
<td>// unprotected code</td>
</tr>
<tr>
<td>1</td>
<td>movi r₁, 10</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>movi r₅, 100</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>call r₅</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>sub r₀, r₁</td>
<td>// protected code</td>
</tr>
</tbody>
</table>
To provide a better understanding of the PMA memory layout, Figure 1 below provides a graphical representation of the layout of this example.

Figure 1: Memory layout for the code of Example 3.

2.2. From Naïve to Fully Abstract Trace Semantics

As seen in Example 3, the description of the behaviour of protected $A$I code can be rather burdensome as it is expressed in terms of the external code and each protected instruction. A trace semantics can give a simpler description of the behaviour of protected $A$I code in terms of a set of *sequences of labels*. These labels capture how communication between protected and unprotected code happens and what is communicated. In this paper, trace semantics are devised to capture the behaviour of a *protected* program, which is a program allocated in the protected memory partition. Example 4 presents a trace-based description of the behaviour of the protected code of Example 3. After showing the limitations of the initial trace semantics, this section presents the pitfalls that arise when considering writes (Section 2.2.1) and reads (Section 2.2.2) to unprotected memory.

Example 4 (Describing behaviour with traces). Consider only the protected code of the snippet from Example 3.

```assembly
100  sub r0 r1 // protected code
101  movi r3 104
102  jl r3
103  ret
104  movi r0 0
105  ret
```
Since there is a single entry point to this code, located at address 100, this code just represents a single function. A possible behaviour of this code can be expressed as follows (· is used to separate actions of the same trace):

\[ \text{call } 100 \ r_0, \ldots, r_{11} \cdot \text{ret } r_0 \]

To describe the behaviour of the code of Example 4 as a trace, we identify the actions that are observable from the point of view of code interacting with the snippet above: call and \textit{ret}. These actions are the labels of the trace semantics; they are generated by \textit{call} and \textit{ret} instructions. Not all instructions generate a visible label in a trace, only those whose effect can be observed from the unprotected code.

Following is the syntax of labels of a trace semantics for protected A+I code.

\[
\begin{align*}
L &::= a \mid \tau \\
a &::= g \mid g! \\
g &::= \text{call } p(\tau) \mid \text{ret } v
\end{align*}
\]

A label \( L \) can be an observable action \( a \) or a non-observable action \( \tau \). Decorations \( ? \) and \( ! \) indicate the direction of the observable action: from unprotected to protected code (\( ? \)) or vice-versa (\( ! \)). Address \( p \) is an address in memory, \( \tau \) is a list of the contents of all registers in a call and \( v \) indicates the contents of register \( r_0 \) in a return. Calls and returns executed by unprotected code are named \textit{calls} and \textit{returnbacks}, dually, if they are executed by protected code they are named \textit{callbacks} and \textit{returns} [10, 16].

This paper aims at providing a fully abstract trace semantics, thus implying that the trace semantics is the most precise. Informally, a trace semantics is fully abstract when its labels capture all that is being communicated between the protected and the unprotected code but no more. A trace semantics following the discussion above would not be fully abstract due to a number of subtleties, as highlighted in Example 5.

**Example 5 (Limitation of the aforementioned trace semantics).** Consider the two protected A+I programs below, call the left one \( P_L \) and the right one \( P_R \). When presenting snippets side by side, differences are highlighted in a blue font.

\[
\begin{align*}
1 &\quad 100 \ \text{sub } r_0 \ r_1 \\
2 &\quad 101 \ \text{movi } r_3 \ 106 \\
3 &\quad 102 \ \text{jl } r_4 \\
4 &\quad 103 \ \text{movi } r_5 \ 10 \\
5 &\quad 104 \ \text{movs } r_3 \ r_4 \\
6 &\quad 105 \ \text{call } r_2 \\
7 &\quad 106 \ \text{movi } r_{11} \ 41 \\
8 &\quad 107 \ \text{movi } r_0 \ 0 \\
9 &\quad 108 \ \text{ret}
\end{align*}
\]

Both \( P_L \) and \( P_R \) assign the result of \( r_0 – r_1 \) to \( r_0 \) (line 1). If the result of the operation is not less than 0 (line 3), they respectively write the contents of \( r_4 \) and \( r_5 \) to the unprotected address 10 (lines 4,5) and call the function whose address is stored in \( r_2 \) (line 6). Otherwise, they assign different values to \( r_{11} \) (line 7) and return 0 (lines 8,9).
With the trace semantics hinted at after Example 4, the behaviours of $P_L$ and $P_R$ coincide, as they generate the same traces. However, $P_L$ and $P_R$ can be distinguished by an external observer, and the traces they generate should reflect this. Consider trace $\tau_1$, which is generated by both $P_L$ and $P_R$ (omitted details are indicated using $\ldots$).

$$\tau_1 = \text{call } 100(1,2,\ldots)? \cdot \text{ret } 0!$$

$\tau_1$ does not capture the different values contained in $r_{11}$ (line 7), which, even if they are not the returned values of the function, still constitutes an observable difference between $P_L$ and $P_R$.

Trace $\tau_2$ is also generated by both $P_L$ and $P_R$.

$$\tau_2 = \text{call } 100(2,1,40,\ldots)? \cdot \text{call } 40(\ldots)!$$

$\tau_2$ does not capture the different value written at address 10 (line 5), which also constitutes a observable difference between $P_L$ and $P_R$.

Since $\tau_1$ and $\tau_2$ do not capture the observable differences between $P_L$ and $P_R$, the trace semantics fails to be fully abstract.

Let us now consider writing and reading to unprotected memory.

2.2.1. Writeouts

Protected code writing a value into the unprotected memory partition is called a writeout. Since such values can be observed by unprotected code, writeouts need to be captured in traces. This is done with a writeout label of the following form: write($a,v$) stating what was written ($v$) and where ($a$). Following are the subtleties that need to be considered when introducing writeouts into the trace semantics (Examples 6 to 9). In the first case the problem is that the write is not observable, while in the second case the problem is the ordering of writout labels. In the remaining cases the problem is that control is not returned to the external code, which means that it will not be able to detect the difference introduced by the writeout.

Example 6 (Invisible writeouts). The following $P_L$ and $P_R$ read a value from an unprotected address 10 and 20, respectively (line 2), and then rewrite the same value back to the same address (line 3).

<table>
<thead>
<tr>
<th>$P_L$</th>
<th>$P_R$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>movi r0 10</td>
</tr>
<tr>
<td>2</td>
<td>movi r1 r0</td>
</tr>
<tr>
<td>3</td>
<td>movs r2 r1</td>
</tr>
<tr>
<td>4</td>
<td>movi r0 0</td>
</tr>
<tr>
<td>5</td>
<td>ret</td>
</tr>
</tbody>
</table>

The writeouts of $P_L$ and $P_R$ are invisible. In fact, they do not alter the contents of unprotected memory, since address 10 (20, resp.) already contains the written value. Thus, $P_L$ and $P_R$ are contextually equivalent. However, they are not trace equivalent, since the following is a trace of $P_L$ and not of $P_R$:

$$\text{call } 100(\ldots)? \cdot \text{read}(10,0)\text{write}(10,0)\text{ret } 0!$$
Notice that if the readout were absent, the writeout would distinguish between \( P_L \) and \( P_R \), as there are unprotected memories whose existing value at address 10 (20, resp.) differs from what is written by \( P_L \) or \( P_R \).

To address this concern, the readout information must be accumulated and used to detect when a writeout is not introducing an observable difference in unprotected memory.

**Example 7 (Order independence of writeouts).** The following \( P_L \) and \( P_R \) write 0 to addresses 10 and 20 in unprotected memory (lines 4 and 5). The only difference between the two is that \( P_L \) writes to address 10 then to address 20 while \( P_R \) does the same writes in the opposite order.

```
1 100 movi r1 10
2 101 movi r2 20
3 102 movi r0 0
4 103 movs r1 r0
5 104 movs r2 r0
6 105 ret
```

These programs are contextually equivalent, but if their labels are generated by the orders of the instructions, they will have different labels, since the following will be a trace of \( P_L \) and not of \( P_R \).

```
call 100 (···)? · write(10,0) write(20,0) ret 0!
```

To address this concern, writeouts need to be sorted when they are added to a trace. A more precise discussion over this solution is delayed until Example 15 since the solution is affected by the solutions of other.

**Example 8 (No writeouts with termination).** The following \( P_L \) and \( P_R \) write 0 and 1 respectively to address 10 in unprotected memory (line 3) and then terminate (line 4).

```
1 100 movi r1 10
2 101 movi r0 0
3 102 movs r1 r0
4 103 halt
```

The only difference between \( P_L \) and \( P_R \) is the value written at address 10. However, the unprotected code cannot detect this difference since execution is halted before control is returned to it. Thus, \( P_L \) and \( P_R \) are contextually equivalent. If the writeout would appear in the traces, \( P_L \) and \( P_R \) would be trace-inequivalent, since the trace below would belong to \( P_L \) and not to \( P_R \).

```
call 100 (···)? · write(10,0)√
```

Consequently, writeouts do not appear if the protected program halts afterwards.

**Example 9 (Writeouts are not executable).** The following \( P_L \) and \( P_R \) set \( r_0 \) to 20 and 10 respectively (line 1), then write the instruction \( \text{jmp } r_0 \) at addresses 20 and 10 respectively (line 2). Finally, they jump to the instruction they just wrote (line 3).

```
1 100 movi r1 10
2 101 movi r0 0
3 102 movs r1 r0
4 103 halt
```

8
When $r_0$ is set to 20 (resp. 10), the instruction jmp $r_0$ written at address 20 (resp. 10) will diverge when called. Thus, $P_L$ and $P_R$ are contextually equivalent, since no context can differentiate between them. However, $P_L$ and $P_R$ are trace inequivalent, since the following is a trace of $P_L$ and not of $P_R$, since a trace of $P_R$ would contain a write(10, “jmp $r_0”)call 10 (10, ···)! label.

call 100 (···)? ·write(20, “jmp $r_0”)call 20 (20, ···)!

The solution to this concern is to split the unprotected memory in a code and a data section and to allow writeouts only to the unprotected data section. A more complete analysis of the solution is delayed until Example 16.

2.2.2. Readouts

A readout occurs when protected code reads unprotected memory. Not all PMA implementations allow readouts, they are forbidden in some implementations [3] and discouraged by others [4, 6]. When protected code can perform readouts, devising a fully abstract trace semantics is challenging. The readout label read$((a, v))$ states that a value $v$ was read from address $a$. It is not obvious to decide when such a label should appear and the following examples present when the readout label should appear in traces or not (Examples 10 to 16).

Example 10 (Unobservable readouts). Consider the two protected A+1 programs below.

| 1 | 100 movi r0 10          | 1 | 100 movi r0 20          |
| 2 | 101 movi r1 r0          | 2 | 101 movi r1 r0          |
| 3 | 102 movi r0 0           | 3 | 102 movi r1 0           |
| 4 | 103 movi r0 0           | 4 | 103 movi r0 0           |
| 5 | 104 ret                 | 5 | 104 ret                 |

$P_L$ and $P_R$ read the contents of unprotected addresses 10 and 20, respectively, and store the result in register $r_1$ (line 2), then they set registers $r_0$ and $r_1$ to 0 (lines 3, 4) and return (line 5). In this case, the value read does not influence the behaviour of $P_L$ or $P_R$, which behave the same, so the readout should not appear in their traces.

Example 11 (Readouts reduce to a constant). Consider the two protected A+1 programs below:

| 1 | 100 movi r1 10          | 1 | 100 movi r1 10          |
| 2 | 101 movi r0 r1          | 2 | 101 movi r0 r1          |
| 3 | ··· // manipulate r0    | 3 | 102 movi r0 k           |
| 4 | ··· // until it contains k |
| 5 | 102 ret                 | 5 | 102 ret                 |

Here, $P_L$ reads the contents of address 10 into $r_0$ (line 2), performs computations until $r_0$ contains a constant value $k$ (omitted lines), independent of the value
read, and then returns (line 5). \( P_R \) simply initialise \( r_0 \) to \( k \) (line 2) and returns (line 3).

These programs are contextually equivalent, both always return \( k \), however, \( P_L \) also performs a readout. If this readout appears in traces, it would be a failure of full abstraction, since the traces of \( P_R \) do not have such a label. The problem here is that the omitted code of \( P_L \) always reduces the contents of \( r_0 \) to a constant, no matter what values it contained beforehand. The trace semantics must be able to identify that the value read do not affect the execution of the program and thus not include the read label in this case.

**Example 12 (Observable readouts).** Consider the two protected \( \text{A+I} \) programs below.

\[
\begin{array}{ll}
1 & 100 \text{ movi } r_0 \ 10 \\
2 & 101 \text{ movl } r_1 \ r_0 \\
3 & 102 \text{ movi } r_0 \ 0 \\
4 & 103 \text{ sub } r_0 \ r_1 \\
5 & 104 \text{ movi } r_0 \ 108 \\
6 & 105 \text{ je } r_0 \\
7 & 106 \text{ movi } r_0 \ 30 \\
8 & 107 \text{ call } r_0 \\
9 & 108 \text{ ret }
\end{array}
\]

\[
\begin{array}{ll}
1 & 100 \text{ movi } r_0 \ 20 \\
2 & 101 \text{ movl } r_1 \ r_0 \\
3 & 102 \text{ movi } r_0 \ 0 \\
4 & 103 \text{ sub } r_0 \ r_1 \\
5 & 104 \text{ movi } r_0 \ 108 \\
6 & 105 \text{ je } r_0 \\
7 & 106 \text{ movi } r_0 \ 30 \\
8 & 107 \text{ call } r_0 \\
9 & 108 \text{ ret }
\end{array}
\]

In this case \( P_L \) and \( P_R \) read the contents of unprotected addresses 10 and 20, respectively, in register \( r_1 \) (line 2). Then, if those values are less than 0 (lines 3, 4) they jump to address 108 (lines 5, 6) and return (line 9), otherwise they call to a function at address 30 (lines 7, 8).

The value read in unprotected memory constitutes an observable difference between \( P_L \) and \( P_R \), as it alters the execution flow. Thus, the readout value should itself be present in the trace.

The problem in this case is detecting when a read affect the behaviour of a program. A read affects the behaviour of a program if some future behaviour of the program depends on the value read; when different values are read, the behaviour of the programs varies. On the other hand, if a read does not affect the behaviour, any value can be read and the program behaves the same. By viewing readout values as inputs, in the former case we can say that different inputs make a program have different behaviours (as in Example 12, while in the latter case different inputs do not vary the behaviour of a program (as in Examples 10 to 11).

The concept described above is analogous to non-interference [17, 18]. Non-interference is a property of systems whose input can be classified to be either low or high security (for non sensible and classified material respectively). A system is non-interfering if for a given set of low inputs it will produce the same low outputs, regardless of what the high level inputs are.

In this setting, if we treat readouts as high inputs and future traces as low outputs, we can apply non-interference notions to detect whether a readout affects a program. A readout does not affect a program if it is non-interfering, i.e. for any readout value (high input) the future traces (low output) do not
vary. The trace semantics can use the non-interference information to decide whether a readout label should appear on traces or not. In Examples 10 to 11, the readouts are non-interfering, whatever value is read, the behaviour of the program does not vary, thus the trace semantics can exclude these readouts from traces. However, in Example 12 if the value read is 0, the program will behave differently than if it is not 0, so the readout is interfering. Here the trace semantics can tell that the readout must be included in the trace.

The main difference between the way non-interference is used in the literature and in this work is in the treatment of readout values. These values are in the external memory, thus intuitively low security, and they should be kept immutable. However, in order to apply non-interference correctly, they have to vary, thus they are regarded as high security.

Example 13 (Unobservable readouts after writeout). The following $P_L$ and $P_R$ write 0 to address 10 (line 3), then $P_R$ reads from address 10 (line 4).

<table>
<thead>
<tr>
<th></th>
<th>$P_L$</th>
<th>$P_R$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>movi r1 10</td>
<td>movi r1 10</td>
</tr>
<tr>
<td>2</td>
<td>movi r0 0</td>
<td>movi r0 0</td>
</tr>
<tr>
<td>3</td>
<td>movs r r0</td>
<td>movs r r0</td>
</tr>
<tr>
<td>4</td>
<td>ret</td>
<td>movl r0 r1</td>
</tr>
<tr>
<td>5</td>
<td>ret</td>
<td>ret</td>
</tr>
</tbody>
</table>

These programs are thus contextually equivalent, but the following is a trace of $P_R$ and not of $P_L$.

call 100 (···)? · write(10, 0) read(10, 0) ret 0!

To address this concern, reads to an address that was the subject of a writeout should not appear on traces. In fact, the readout value cannot be different from the writeout one, and that information is already known to protected programs.

Example 14 (Multiple readouts). The following $P_L$ and $P_R$ read from address 10 in unprotected memory (line 2).

<table>
<thead>
<tr>
<th></th>
<th>$P_L$</th>
<th>$P_R$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>movi r1 10</td>
<td>movi r1 10</td>
</tr>
<tr>
<td>2</td>
<td>movi r0 r0</td>
<td>movi r0 r0</td>
</tr>
<tr>
<td>3</td>
<td>movs r r0</td>
<td>movs r r0</td>
</tr>
<tr>
<td>4</td>
<td>ret</td>
<td>movl r0 r1</td>
</tr>
<tr>
<td>5</td>
<td>ret</td>
<td>ret</td>
</tr>
</tbody>
</table>

The only difference between the two is that $P_R$ reads from address 10 twice, but this does not affect its behaviour, since the same value is read. Thus, these programs are contextually equivalent, but the following is a trace of $P_L$ and not of $P_R$.

call 100 (···)? · read(10, v) ret 0!

To address this concern, multiple readouts to the same address should thus be filtered, only one must be present in the traces.

Example 15 (Order independence of readouts). In the following, $P_L$ reads the contents of unprotected address 10 into register $r_1$ (line 2), then it reads the contents of unprotected address 20 into register $r_2$ (line 4). Finally, it calls to
a function located at address 20 (line 5, the value of register \( r_0 \)). \( P_R \) does the same, but first its reads happen in the reversed order: first it reads address 20 into register \( r_2 \) (line 2), then address 10 into register \( r_1 \) (line 2).

\[
\begin{array}{ll}
1 & 100 \text{ movi } r_3 10 \\
2 & 101 \text{ movl } r_1 r_3 \\
3 & 102 \text{ movi } r_2 20 \\
4 & 103 \text{ movl } r_2 r_0 \\
5 & 104 \text{ call } r_0
\end{array}
\]

\[
\begin{array}{ll}
1 & 100 \text{ movi } r_0 20 \\
2 & 101 \text{ movl } r_2 r_0 \\
3 & 102 \text{ movi } r_3 10 \\
4 & 103 \text{ movl } r_1 r_3 \\
5 & 104 \text{ call } r_0
\end{array}
\]

These programs are contextually equivalent, but the traces they create are different. The order in which the readouts are executed and accumulated on the traces makes it so that the following trace is generated by \( P_L \) and not by \( P_R \).

\[
\text{call (····)? · read}(10,v) \text{ call } 20(20,v,v',10,···)!
\]

To address this and the concern of Example 7, readouts and writeouts can be sorted based on the address to which the operation is performed.

This introduces a sort of normal form for traces, which consist of a sorted prefix of readouts and writeouts followed by a call or a return. The normal form effectively merges the solutions to Examples 13 to 14.

Example 16 (Readouts are not executable). In the following, \( P_L \) always halts while \( P_R \) reads the contents of address 10 into \( r_1 \) (lines 1, 2). If the value read is not an instruction (line 3, omitted for the sake of simplicity), \( P_R \) jumps there (line 4), otherwise it halts (line 6).

\[
\begin{array}{ll}
1 & 100 \text{ halt} \\
2 & \text{load the encoding for } \text{halt} \text{ in } r_2 \\
3 & \text{if address 10 contains } \text{halt} \\
4 & \text{jump to address 10} \\
5 & \text{otherwise, } \text{halt}
\end{array}
\]

These two programs are contextually equivalent: they always terminate. However, \( P_R \) generates the following trace, which \( P_L \) does not:

\[
\text{call (····)? · read}(10,v) \text{ call } 10(10,v,···)!
\]

The problem is that the trace above will always be followed by termination (in unprotected code), which unprotected code cannot observe. This is due to \( P_R \) reading executable unprotected code and \( P_R \) behaving differently based on the value read.

To address this concern and Example 9, unprotected code is split in a code and a data section, just as protected code is. Writeouts and readouts can only be performed on the data section of unprotected code, so protected code cannot read nor write executable unprotected code.
From the threat modeling perspective, this assumption somewhat reduces
the attacker’s power, since she is not able to execute the values written by
the protected code. However, this assumption seems reasonable, since most
times we are interested in modelling the behaviour of code that uses readouts
for parameters and not to execute readout values. Future work will consider
writeouts and readouts of executable unprotected code.

As Curien stated [19], two ways to achieve full abstraction for a trace seman-
tics exist. The first is to change the operational semantics to restrict what is
communicated to what is captured by the labels. This is achieved by restricting
the ways in which communication is performed, e.g. by preventing readouts
and writeouts. The second is to modify the labels so that they capture more
precisely what is communicated between protected and unprotected code. In
this case, labels should capture the values of all registers and flags as well as
what protected code reads and writes in unprotected memory. Both approaches
are presented in Section 4. These are based on the $\mathcal{A+I}$ assembly language
and its operational semantics, which are given in Section 3.

3. $\mathcal{A+I}$ Assembly Language Formalisation

This section formalises the syntax (Section 3.1) and operational semantics
(Section 3.2) of $\mathcal{A+I}$, a PMA-enhanced assembly language, and concludes with
the definition of contextual equivalence for $\mathcal{A+I}$ programs (Section 3.3).

3.1. Syntax

$\mathcal{A+I}$ programs run on an architecture that models a von Neumann machine
consisting of a program counter $p$, a register file $r$, a flags register $f$ and memory
space $m$. The program counter indicates the address of the instruction that is
executed next. The register file contains 12 general purpose registers $r_0$ to $r_{11}$,
and a stack pointer register $\text{SP}$, which contains the address of the top of the
current call stack. The flags register contains a zero flag $ZF$ and a sign flag $SF$,
which are set or cleared by arithmetic instructions and are used by branching
instructions, respectively.

\begin{align*}
\text{Words} & \quad w ::= n \in \mathbb{N} \cup \{-1\} \quad \text{Memories} & \quad m ::= \emptyset \\
\text{Instructions} & \quad i \in I \subset \text{Words} \quad | \quad m; a \mapsto w \\
\text{Addresses} & \quad a \in n \in \mathbb{N} \quad \text{Programs} & \quad P ::= (m, s) \\
\text{Memory descriptors} & \quad s ::= (a_b, n_c, n_d, n, a_{uc}, a_{ud})
\end{align*}

Figure 2: Elements of the $\mathcal{A+I}$ formalisation.

Figure 2 presents elements of the formalisation. Addresses $a$ are natural
numbers. Words are natural numbers plus $-1$, which serves as a value that is not
in the address range in order to stop computation (As described in Definition 2
 Memories \( m \) are infinite maps from addresses to words. Memory access, denoted as \( m(a) = w \) if \( a \mapsto w \in m \); it is undefined otherwise. Define the domain of a memory as \( \text{dom}(m) = \{a \mid a \mapsto w \in m\} \). If two memories \( m \) and \( m' \) have disjoint domains, they can be merged into another memory. Formally, if \( \text{dom}(m) \cap \text{dom}(m') = \emptyset \), then \( m + m' = \{a \mapsto w \mid a \mapsto w \in m \text{ or } a \mapsto w \in m'\} \). Memory descriptors \( s \) are sextuples: \((a_b, n_c, n_d, n, a_{uc}, a_{ud})\) that formalise the concepts of Section 2.1. \( a_b \) is the address where the protected memory partition starts, \( n_c \) and \( n_d \) are the sizes (in number of addresses) of the code and data section respectively and \( n \) is the number of entry points. Additionally, \( a_{uc} \) states where the code section of the unprotected code starts and \( a_{ud} \) states where the data section of the unprotected code starts (and where the unprotected code section ends). This partitioning of unprotected code is not required by PMA architectures but it helps devising a fully abstract trace semantics, as explained previously. Entry points are allocated starting from the base address \( a_b \). Each entry point is \( N_e \) words long. Assume that the entry points do not overflow the protected code section, thus the constraint \( n \cdot N_e < n_c \) holds for the all memory descriptors. Programs \( P \) are pairs of a memory \( m \) and a memory descriptor \( s \). Instructions \( i \) are elements of the set \( I \) and define the programming language executed on the architecture (Figure 3).

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>movl r(_d) r(_s)</td>
<td>Load the word from the address in register ( r_s ) into register ( r_d ).</td>
</tr>
<tr>
<td>movs r(_d) r(_s)</td>
<td>Store the contents of register ( r_s ) at the address found in register ( r_d ).</td>
</tr>
<tr>
<td>movi r(_d) (k)</td>
<td>Load the constant value ( k ) into register ( r_d ).</td>
</tr>
<tr>
<td>add r(_d) r(_s)</td>
<td>Write ( r_d + r_s ) into register ( r_d ) and set the ZF flag accordingly.</td>
</tr>
<tr>
<td>sub r(_d) r(_s)</td>
<td>Write ( r_d - r_s ) into register ( r_d ) and set both the ZF and the SF flags accordingly.</td>
</tr>
<tr>
<td>cmp r(_s) r(_d)</td>
<td>Calculate ( r_s - r_d ) and set both the ZF and the SF flags accordingly.</td>
</tr>
<tr>
<td>jmp r(_i)</td>
<td>Jump to the address located in register ( r_i ).</td>
</tr>
<tr>
<td>je r(_i)</td>
<td>If the ZF flag is set, jump to the address in register ( r_i ).</td>
</tr>
<tr>
<td>jl r(_i)</td>
<td>If the SF flag is set, jump to the address in register ( r_i ).</td>
</tr>
<tr>
<td>call r(_i)</td>
<td>Push the value of the program counter +1 onto the stack and jump to the address in register ( r_i ).</td>
</tr>
<tr>
<td>ret</td>
<td>Pop a value from the stack and jump to the popped location.</td>
</tr>
<tr>
<td>halt</td>
<td>Stop the execution with the result in register ( r_0 ).</td>
</tr>
</tbody>
</table>

Figure 3: Instruction set \( I \).

3.2. Operational Semantics

Before introducing the semantics, a number of auxiliary notions are defined. Figure 4 defines the access control enforcement rules informally presented in Section 2.1. Read judgments \( s \vdash \text{predicate}(a, b, \cdots) \) as: “according to memory descriptor \( s \), \( \text{predicate} \) holds for addresses \( a, b, \cdots \)”.

Define functions \( m_{\text{sec}}(m, s) \) and \( m_{\text{ext}}(m, s) \), which return the protected and
unprotected parts of a memory $m$ according to descriptor $s$, respectively as:

$$
\mathbb{m}_{\text{sec}}(m, s) = \{ a \mapsto w \mid a \mapsto w \in m, s \vdash \text{protected}(a) \} \\
\mathbb{m}_{\text{ext}}(m, s) = \{ a \mapsto w \mid a \mapsto w \in m, s \vdash \text{unprotected}(a) \}
$$

In the semantics there are two call stacks, one for the protected code, called the secure stack, and one for the unprotected code, called the insecure stack. Each stack is preceded by a word containing the location of the current top of the stack: $SP_{\text{sec}}$ and $SP_{\text{ext}}$ are memory locations that indicate the top of the secure and insecure stack respectively. Given a memory descriptor $s = (a_b, n_c, n_d, a_{uc}, a_{ud})$, the secure stack starts at the beginning of the protected data section and the insecure stack starts at beginning of the unprotected data section, the stack grows up. Thus $SP_{\text{sec}} = (a_b + n_c)$ and, initially, $SP_{\text{sec}} \mapsto (a_b + n_c + 1)$; analogously, $SP_{\text{ext}} = (a_{ud})$ and, initially, $SP_{\text{ext}} \mapsto (a_{ud} + 1)$. Call and return instructions see the SP register being set to the correct address when crossing boundaries between protected and unprotected memory by using $SP_{\text{sec}}$ and $SP_{\text{ext}}$. The value of the program counter is pushed onto the stack by a call instruction, while a ret instruction pops one address from the top of the stack and jumps to that location. Updating the stack pointer SP is performed using the auxiliary function $\Delta_{SS}$ (Figure 5).

In the rules, notation $m[a \mapsto w]$ indicates that memory $m$ is updated to
Figure 5: Stack switch enforcement rules.

The operational semantics is a small step semantics that describes how each instruction of the language transforms an execution state into a new one. The operational semantics describes programs in the whole memory: both the protected and unprotected partitions.

**Definition 1 (Execution state).** An execution state, denoted as $\Omega$, is a quintuple $\Omega = (p, r, f, m, s)$, where $p$ is a program counter, $r$ is a register file, $f$ is a flags register, $m$ is a memory and $s$ is a memory descriptor.

Given execution state $\Omega = (p, r, f, m, s)$, let $[\Omega]$ be the state $(p, r, f, m_{\text{sec}}(m, s), s)$ and $[\Omega]$ be the state $(p, r, f, m_{\text{ext}}(m, s), s)$. Relations $\rightarrow_i$ and $\rightarrow_e$ describe the evaluation of instructions that only affect the protected and unprotected parts of memory respectively. These relations build up to the complete operational semantics. Rules for $\rightarrow_i$ can be obtained from the rules for $\rightarrow_e$ (Figures 6 to 7) by replacing all intJump assumptions with an extJump one and are thus omitted. Let $m(p) = \text{inst}$ denote that $\text{inst}$ is the word allocated in $m(p)$, where $\text{inst} \in I$. When an access control violation is detected, or when the secure stack is overflowed, all registers and flags are reset and the execution is halted. Note that the program counter is set to $-1$ whenever the halt instruction is encountered, in order to capture termination. This way, no progress can be made, as $m(-1)$ does not return a valid instruction: the program is in a stuck state.

**Definition 2 (Stuck state).** A state $\Omega = (p, r, f, m, s)$ is stuck, denoted as
Figures 8 to 9. Rule Eval-callback and Eval-returnback ensure that the program counter does not point to a valid instruction: $m(p) \notin I$. The operational semantics of $\mathcal{A}4+1$ is a binary relation over states $\rightarrow \subseteq \Omega \times \Omega$ (Figures 8 to 9).
address to be followed after a callback is stored in the secure stack and that the address of the returnback entry point is pushed onto the insecure stack. Thus the unprotected code always jumps to the returnback entry point when returning from a callback. Code located at the returnback entry point must contain a \texttt{ret} instruction in order to correctly resume the execution.

The reflexive, transitive closure of relation $\rightarrow$ is indicated with $\rightarrow^*$. A state $\Omega$ performing $n$ reduction steps is indicated as $\Omega \rightarrow^n \Omega'$. The evaluation of program $P$ is a sequence of steps that takes the initial state of $P$ to another state.

\begin{definition}[Initial state] The initial state of a program $(m, s)$, denoted as $\Omega_0(m, s)$, is a state $(p_0, r_0, f_0, m, s)$, where $s = (a_0, n_c, n_d, n)$, $p_0 = (a_0 + n_c + n_d + 2)$, $r_0 = [\text{SP} \mapsto m(\text{SP}_{\text{ext}}); r_1 \mapsto 0_{1=0..11}]$, and $f_0 = [\text{ZF} \mapsto 0; \text{SF} \mapsto 0]$.
\end{definition}

The evaluation of $P$ terminates if $\exists \Omega' \cdot \Omega_0(P) \rightarrow^* \Omega'$ and $\Omega' \downarrow$; the result of the
computation is stored in \( r_0 \). If the evaluation of program \( P \) does not terminate, \( P \) diverges, i.e. it executes an unbounded number of reduction steps, this is denoted as \( P \uparrow \). Formally: \( P \uparrow \) if \( \forall n \in \mathbb{N}, \exists \Omega' \). \( \Omega_0(P) \rightarrow^n \Omega' \).

3.3. Contextual Equivalence for \( \mathcal{A}+I \)

Contextual equivalence relates two programs that cannot be distinguished by any third program interacting with them \([20]\). This notion relies on the concept of contexts, which is introduced before presenting the equivalence itself.

Since our focus is on \( \mathcal{A}+I \) programs \( P \) that are placed in protected memory and interact with arbitrary unprotected code, contexts model that unprotected code. Thus for any descriptor \( s \), contexts \( \mathbb{M} \) are partial memories with a hole: \( \mathbb{M} = m[-] \), where all addresses of \( \mathbb{M} \) are unprotected. Formally, given \( s \), \( \forall a \in \text{dom}(\mathbb{M}), s \vdash \text{unprotected}(a) \). The hole models the possibility to combine a program \( P \) with the memory \( \mathbb{M} \) iff they are compatible, denoted as \( P \vdash \mathbb{M} \), thus if the memories of \( P \) and \( \mathbb{M} \) have disjoint domains. Let \( \text{dom}(\mathbb{M}) = \text{dom}(m) \) if \( \mathbb{M} = m[-] \); formally, \( P \vdash \mathbb{M} \) if \( P = (m',s) \) and \( \text{dom}(m') \cap \text{dom}(\mathbb{M}) = \emptyset \). If \( P \) and \( \mathbb{M} \) are compatible, the hole of \( \mathbb{M} \) can be filled with \( P \) in order to model interaction between \( P \) and \( \mathbb{M} \). Formally, if \( P \vdash \mathbb{M} \) then \( \mathbb{M}[((m',s)] = (m'+m,s) \).

Programs \( P_1 \) and \( P_2 \) are contextually equivalent, denoted as \( P_1 \simeq P_2 \), when, for all contexts they interact with, \( P_1 \) diverges if and only if \( P_2 \) also diverges.

**Definition 4 (Contextual equivalence).** \( P_1 \simeq P_2 \) if \( \forall \mathbb{M}. P_1 \vdash \mathbb{M} \land \mathbb{M}[P_1] \uparrow \iff P_2 \vdash \mathbb{M} \land \mathbb{M}[P_2] \uparrow \).

An implication of this definition is that for \( P_1 \) and \( P_2 \) to be contextually equivalent they must have the same memory descriptor. For the sake of simplicity, always assume the compatibility of a protected program and the context it is plugged in, shortening the above definition to: \( P_1 \simeq P_2 \) if \( \forall \mathbb{M}. \mathbb{M}[P_1] \uparrow \iff \mathbb{M}[P_2] \uparrow \).

**Example 17 (Contextually equivalent programs).** The following programs \( P_L \) and \( P_R \) write the values of \( r_1 \) and \( r_2 \) respectively to the protected address 150 (line 2) and then return 0 (line 3). Recall that the protected memory partition spans from address 100 to 200, with one entry point at address 100.

\[
\begin{array}{|c|c|}
\hline
1 & \text{movi} r_0 150 \\
2 & \text{movs} r_0 r_1 \\
3 & \text{movi} r_0 0 \\
4 & \text{ret} \\
\hline
\end{array}
\]

The only difference between \( P_L \) and \( P_R \) is in the value stored at address 150. However, an unprotected program cannot read that value. Since that value does not affect the computation of \( P_L \) or \( P_R \) or the unprotected code, \( P_L \) and \( P_R \) are contextually equivalent.

Having defined the assembly language and its operational semantics, the paper introduces the two different trace semantics. Trace equivalence is also
introduced, it will be proven the same as contextual equivalence in Section 5, thereby establishing full abstraction of the trace semantics.

4. Trace Semantics for \(\mathcal{A}+l\)

This section gives two different trace semantics for protected \(\mathcal{A}+l\) programs. The differences between these semantics stem out of the different ways to achieve full abstraction pointed out by Curien [19]. The first trace semantics, \(\text{Tr}^S\), relies on changes to the semantics of protected programs (Section 4.1), while the second one, \(\text{Tr}^L\), possesses more expressive labels (Section 4.2). Both are proven to be fully abstract w.r.t. the appropriate operational semantics in Section 5. Finally, this section defines when two programs are trace equivalent (Section 4.3).

4.1. \(\text{Tr}^S\): Changes to the Semantics

As for the operational semantics, a notion of execution states is required for the trace semantics as well. Execution states for \(\text{Tr}^S\), denoted as \(\Theta\), are the same as \(\Omega\) except that \(\Theta\) does not deal with the whole memory, just with its protected partition. So, the memory \(m\) of \((p, r, f, m, s)\) spans only the protected memory partition indicated by memory descriptor \(s\). Additionally, \(\Theta\) can be \((\text{unk}, m, s)\), an unknown state that models when code is executing in unprotected memory [16].

**Definition 5 (Initial state for traces).** The initial state for traces of a program \((m, s)\), denoted as \(\Theta_0(m, s)\), is the state \((\text{unk}, m, s)\).

The semantics of protected programs is changed as follows (Figure 10):

- when the program counter jumps between the protected and the unprotected memory partitions, or vice-versa, flags are set to 0 (Rule Stack-out-to-in' and Stack-in-to-out');
- in case of a return, all registers but \(r_0\) are also set to 0 (Rule Eval-return');
- readouts and writeouts are prohibited (Rule Aux-write-1' and Aux-read-2' replace the access control rules with the homonimous name).

These changes do not limit the expressivity of the language, they ensure communication between protected and unprotected code happens in a specific fashion.

Following are the labels of \(\text{Tr}^S\), they include those presented in Section 2.2. Observable actions include a tick \(\sqrt{\text{a}}\) indicating that the evaluation has terminated. Flags do not appear in traces because they are always set to 0, as are all registers but \(r_0\) in case of a return. Readouts and writeouts are prohibited, so there are no labels that capture them.

| Labels | \(L ::= a | \tau_i\) |
| --- | --- |
| Observable actions | \(a ::= \sqrt{\text{a}} | g? | g!\) |
| Actions | \(g ::= \text{call} p (r) | \text{ret} p r(r_0)\) |
The reflexive and transitive closure of \( \rightarrow \), denoted with \( \Rightarrow \), is responsible for the accumulation of labels into traces (Figure 12).
The $\text{Tr}^5$ traces of a program $P$ are defined as follows:

$$\text{Tr}^5(P) = \{ \pi \mid \exists \Theta. \Theta_0(P) \Rightarrow \Theta \}$$

4.2. $\text{Tr}^L$: Expressive Labels

This section presents $\text{Tr}^L$, a trace semantics that changes the labels of Section 2.2 to include all possible observable behaviour, including readouts and writeouts. The semantics used here is the one presented in Section 3.

The states of the $\text{Tr}^L$ semantics are indicated with $\Theta$, they do not change from the definition given for the $\text{Tr}^S$ semantics. The syntax of labels, however, changes as indicated below, including a readout and a writeout label.

$$\text{Labels} \quad \lambda ::= \tau \mid \alpha$$

$$\text{Observable actions} \quad \alpha ::= \gamma? \mid \delta! \mid \sqrt{}$$

$$\text{Actions} \quad \gamma ::= \text{call } p(r;f) \mid \text{ret } p(r;f)$$

$$\text{Prefizable actions} \quad \delta ::= \gamma \mid \omega(a,v).\delta$$

$$\text{Prefixes} \quad \omega ::= \text{read} \mid \text{write}$$

To ensure that the issues of Examples 6 to 7 and Examples 13 to 15 (Section 2.2.1 and 2.2.2) do not arise, $\delta!$ labels are converted to a normal form.

The normal form of $\delta!$ labels is achieved by applying the rewrite rules presented in Figure 13. Rules (Constraint-write) to (Constraint-read) ensure that labels created by the semantics are consistent [21]. Rule (Write-order), (Read-order), (WR-order) and (RW-order) ensure the prefix of reads and writes are sorted based on the address field. If two actions are performed at the same address, their order is the same as the order in which the program performed those actions. Rules (Write-no-read) to (Read-no-write) ensure that reading the same writeout value (resp. writing the same readout value) does not appear in labels. Rules (Write-drop) to (Read-drop) eliminate multiple writeouts and readouts to the same address.

The rewrite rules of Figure 13 are convergent so their application always returns a unique result (Theorem 3 in Appendix A). We can thus define the normal-form function $\text{norm}(\cdot)$ as the application of those rewrite rules. This function inputs a $\delta$ label and returns it in normal form, i.e. a sequence of $\text{write}(a,v)$ and $\text{read}(a,v)$ label sorted on the address parameter $a$.

The rules that define the single label relation $\Rightarrow \subseteq \Theta \times \lambda \times \Theta$ (Figure 14) rely on the semantics presented in Section 3.2. Rules for generating $\text{call}$, $\text{return}$ and $\tau$ labels resemble the rules for the $\text{Tr}^S$ semantics. Rule Trace-tau-compression

```
\begin{align*}
&\text{(Trace-s-refl)} \quad \Theta \Rightarrow \Theta \\
&\text{(Trace-s-tau-i)} \quad \Theta \Rightarrow \Theta' \\
&\text{(Trace-s-trans)} \quad \Theta \Rightarrow \Theta' \\
&\text{(Trace-s-action)} \quad \Theta \Rightarrow \Theta'
\end{align*}
```

Figure 12: Reflexive and transitive closure of the $\text{Tr}^S$ trace semantics rules.
write(a, v) \textbf{read}(a, v') \Rightarrow v = v' \quad \text{(Constraint-write)}
\text{read}(a, v) \textbf{read}(a, v') \Rightarrow v = v' \quad \text{(Constraint-read)}
write(a, v) \textbf{write}(a', v') \Rightarrow write(a', v') \textbf{write}(a, v) \quad \text{if } a' < a \quad \text{(Write-order)}
read(a, v) \textbf{read}(a', v') \Rightarrow \textbf{read}(a', v') \textbf{read}(a, v) \quad \text{if } a' < a \quad \text{(Read-order)}
write(a, v) \textbf{write}(a', v') \Rightarrow \textbf{write}(a', v') \textbf{write}(a, v) \quad \text{if } a' < a \quad \text{(RW-order)}
read(a, v) \textbf{write}(a', v') \Rightarrow \textbf{write}(a', v') \textbf{read}(a, v) \quad \text{if } a' < a \quad \text{(WR-order)}
write(a, v) \textbf{read}(a, v) \Rightarrow \textbf{write}(a, v) \quad \text{(Write-no-read)}
read(a, v) \textbf{write}(a, v) \Rightarrow \textbf{read}(a, v) \quad \text{(Read-no-write)}
write(a, v) \textbf{write}(a, v') \Rightarrow \textbf{write}(a, v') \quad \text{(Write-drop)}
read(a, v) \textbf{read}(a, v) \Rightarrow \textbf{read}(a, v) \quad \text{(Read-drop)}

Figure 13: Rewrite rules to reduce a \delta! label to its normal form.

ensures that \tau labels are not accumulated, so readout and writeout labels are not spaced out with rs. For writeouts, Rule Trace-writeout ensures writeout labels are always created, dually, for readouts, Rule Trace-readout ensures readout labels are always created when reading unprotected data. Rule Trace-writeout-termination addresses Example 8, so no writeout label is created when a program terminates.

The reflexive transitive closure of the \rightarrow relation is captured by relation \Rightarrow \subseteq \Theta \times \overline{\Theta} \times \Theta (Figure 15). The only difference with the way this is performed with regards to \text{Tr}^S (Figure 12) is that when a label is produced in \text{Tr}^L, it is converted to a normal form via the \text{norm}(\cdot) function and stripped of its non-interfering reads via the \text{StripNI}(\cdot) function (Figure 16 defined below).

The trace semantics of a state is defined as follows:

\text{Tr-state}(\Theta) = \{\overline{\sigma} \mid \exists \Theta', \Theta \Rightarrow \Theta'\}

Thus, the \text{Tr}^L traces of a program \mathcal{P} are defined as the traces of its initial state:

\text{Tr}^L(\mathcal{P}) = \text{Tr-state}(\Theta_0(\mathcal{P}))

The greatest concern when adding readouts is detecting whether a readout is non-interfering, as explained in Examples 10 to 12. In fact, non-interfering readouts must not have a corresponding label in traces. To understand whether a readout to a certain address is non-interfering, we rely on judgment \text{NI}(\Theta, a). That judgment tells whether an address \textit{a} is non-interfering for a state \Theta if \Theta performs a readout to \textit{a} that does not affect future traces but for the read value. Formally:

\text{NI}(\Theta, a) \triangleq \forall v, w. \quad \Theta \overset{\alpha_1}{\Rightarrow} \Theta' \text{ and } \Theta \overset{\alpha_2}{\Rightarrow} \Theta''
\text{ and } \alpha_1 = \overline{\omega(a', v')} \textbf{read}(a, v)\delta! \text{ and } \alpha_2 = \overline{\omega(a', v')} \textbf{read}(a, w)\delta!
\text{ and } \text{Tr-state}(\Theta') = \text{Tr-state}(\Theta'')

23
The Ni(·) definition relies on the formalisation of \( \text{Tr-state}(\Theta) \) which returns the set of traces that can be generated from \( \Theta \); it is formalised below. \( \text{Tr-state}(\cdot) \) is used to access the behaviour of the program after either value is read from address \( a \), no difference can be found there for the readout to be non-interfering. It is not sufficient to check the single immediate action \( \delta \) following the readout, as the readout value could be stored in memory and be used only for successive computations. The prefix \( \omega(a',v') \) makes it possible to identify a readout that makes it possible to identify a readout that

\[
\begin{align*}
\Theta \xrightarrow{\gamma_i} & \Theta' \\
\Theta \xrightarrow{T} & \Theta' \\
\Theta \xrightarrow{\pi} & \Theta' \\
\Theta \xrightarrow{\pi_0} & \Theta' \\
\Theta \xrightarrow{\pi_0} & \Theta' \quad \text{StripNi}(\Theta, \text{norm}(\alpha)) = \alpha' \\
\Theta \xrightarrow{\gamma} & \Theta' \\
\Theta \xrightarrow{\omega(a',v')} & \Theta'.
\end{align*}
\]

Figure 15: Reflexive and transitive closure of relation \( \rightarrow \) for \( \text{Tr}^k \).
happens at any point during the first action.

Note that the definition of Tr-state(·) and that of NI(·) are mutually recursive. However, they are still well-founded since Tr-state(·) uses NI(·) when filtering a label δ| generated as Θ ⇒ ⇒ Θ′ and then NI(·) relies on Tr-state(·) on the traces generated from Θ′ onwards.

With this information, define a function StripNI(Θ, α) that returns α′ which is α stripped of its non-interfering reads, provided that α is generated from Θ (Figure 16). Since this function preserves the ordering of the labels in α, when applied to labels in normal form it still produces labels in normal form.

4.3. Trace Equivalence for \( A^+I \) Programs

The notion of trace equivalence is presented generically for both trace semantics under consideration. Use \( Tr(P) \) to indicate the traces of an \( A^+I \) program \( P \), be it expressed through \( Tr^S \) or \( Tr^L \). Two programs \( P_1 \) and \( P_2 \) are trace-equivalent, denoted as \( P_1 \equiv T P_2 \), if their traces are the same and they have the same memory descriptor.

**Definition 6 (Trace equivalence).** \( P_1 \equiv T P_2 \) if \( Tr(P_1) = Tr(P_2) \) and \( P_1 = (m_1, s) \) and \( P_2 = (m_2, s) \).

Following are two examples of trace equivalent and inequivalent programs. For the sake of simplicity, we use the \( Tr^L \) semantics and indicate arbitrary values for registers and flags with notation \((r, f)\) and an unprotected address with \( p \).

**Example 18 (Traces of previous examples).** The code of Example 5 is not trace equivalent; the following trace is generated by \( P_L \) but not by \( P_R \):

\[
\text{call 100 (r; f)? \cdot ret p (\ldots, 41; f)! \cdot \sqrt{}}
\]

The code of Example 12 is not trace equivalent; the following trace is generated by \( P_L \) but not by \( P_R \):

\[
\text{call 100 (r; f)? \cdot read(10, v) call 30(30, \ldots; f)!}
\]

The code of Example 17 is trace equivalent since the trace semantics of both \( P_L \) and \( P_R \) is a set whose sequences are concatenations of the following trace, each element of the sequence having possibly different values of \( r \) and \( f \):

\[
\text{call 100 (r; f)? \cdot ret p (r[x_0 \mapsto 0]; f)!}
\]
5. Full Abstraction of the Trace Semantics

This section presents the general proof strategy through which both Tr⁵ and Tr⁴ are proven to be fully abstract w.r.t. the corresponding operational semantics.

A fully abstract trace semantics is both sound and complete with respect to the operational semantics. Soundness means that the trace semantics captures all behaviours expressible with the operational semantics. Thus, for all contexts, two trace equivalent programs cannot be told apart. Completeness means that the trace semantics does not capture additional behaviours that are not expressible with the operational semantics. Thus, for all trace-inequivalent programs, there exists a context that can differentiate them.

Full abstraction of trace semantics is formally stated as:

\[ P_1 \simeq_T P_2 \iff P_1 \simeq P_2 \]

its proof is split in two cases, one for each direction of the co-implication.

Call the interface of a state its registers, flags and unprotected memory. Two states \( \Omega_1 \) and \( \Omega_2 \) have the same interface, denoted as \( \Omega_1 \simeq \Omega_2 \), if they have the same registers, flags and unprotected memory. Formally, \( \Omega_1 \simeq \Omega_2 \) if \( \Omega_1 = (p_1, r, f, m_1, s_1) \) and \( \Omega_2 = (p_2, r, f, m_2, s_2) \) and \( m_{\text{ext}}(m_1, s_1) = m_{\text{ext}}(m_2, s_2) \). Given \( \Omega = (p, r, f, m, s) \), define \( \| \Omega \| \) to be the state \( \Theta = (p, r, f, m_{\text{sec}}(m, s), s) \) if \( s \models \text{protected}(p) \) and \( (\text{unk}, m, s) \) otherwise.

The proof of soundness (Theorem 1 below) states that an unprotected program interacting with \( P_1 \) cannot distinguish it from \( P_2 \). The proof strategy relies on both programs offering the same interface to the unprotected program. This proof depends on an interface-preservation lemma (Lemma 1) which must be proven for each trace semantics since it depends on the labels of each trace semantics. Lemma 1 says that two states with the same interface still have the same interface after they perform the same observable action. Thus unprotected programs do not see differences, in terms of flags, registers and unprotected memory, between \( P_1 \) and \( P_2 \).

The proofs of Lemma 1 and of Theorems 1 to 2 can be found in Appendix B, C and D.

Lemma 1 (Interface preservation after same observable action). If \( \Theta_1 \xrightarrow{\pi} \alpha \xrightarrow{} \Theta_1' \) and \( \Theta_1 = \| \Omega_1 \| \) and \( \Omega_1 \to^* \Omega_1' \) and \( \Theta_2 = \| \Omega_2' \| \) and \( \Omega_2 \to^* \Omega_2' \) and \( \Theta_2 = \| \Omega_2' \| \) and \( \Omega_1 \simeq \Omega_2 \) then \( \Theta_1' \simeq \Theta_2' \) (assuming there is no overflow of the secure stack).

Theorem 1 (Soundness). \( P_1 \simeq_T P_2 \Rightarrow P_1 \simeq P_2 \) (assuming there is no overflow of the secure stack).

Theorem 2 (Completeness). \( P_1 \simeq P_2 \Rightarrow P_1 \simeq_T P_2 \) (assuming there is no overflow of the secure stack).

This general proof strategy is presented for both Theorem 1 and 2. The generalised approach is tailored to each semantics only in the relatively simple proof of Lemma 1. Since Theorem 1 and 2 hold for both Tr⁴ and Tr⁵, both semantics are fully abstract w.r.t. the corresponding operational semantics.

26
6. Related Work

Full abstraction has been largely studied as a way to formalise the correctness of a denotational semantics with respect to an operational one [20]. It has been studied for different programming languages paradigms, such as the λ-calculus [22] and the π-calculus [23].

Trace semantics was developed to study the behaviour of concurrent CSP [24] and it has been adopted for describing concurrent and distributed language behaviour [25]. Several works have devised fully abstract trace semantics for functional [26, 27, 28, 29] and object-oriented [16, 30] languages. Abadi and Plotkin [26] developed a fully abstract trace semantics for a λ-calculus with references in order to prove a secure compilation using Address Space Layout Randomisation secure. Jagadeesan et al. [27] extended the results of Abadi and Plotkin to a λ-calculus with more advanced language features and equipped that language with a fully abstract trace semantics for secure compilation purposes. While the languages are different, the goal of the trace semantics of these works and of the presented work are analogous, as the trace semantics is used to prove secure compilation results related to the language. Laird [28] presented a fully abstract trace semantics for a functional language with locally declared general references that does not focus on the security aspects of that language. Ghica and Tzevelekos [29] provided a fully abstract trace semantics, with regards to a game operational semantics, of a C-like language that, unlike this work, does not present a protection mechanism. Jeffrey and Rathke [16] provided a fully abstract trace semantics for a core Java-like language that enforces strong encapsulation of objects in packages and of fields in classes. Welsch and Poetzsch-Heffter [30] devised a fully abstract trace-based semantics for class libraries in Java-like languages, focussing on backward compatibility for class libraries instead of security.

Different techniques can be used to capture the behaviour of untyped assembly code, for example denotational semantics and logical relations. If the goal is reasoning about a specific aspect of assembly code, it can be equipped with a denotational semantics capturing precisely that aspect [31]. As PMA operates at the untyped assembly language level, most of the instructions of the language can be seen as modifying a global state (i.e., the memory). The rules concerning global state update [21, 32] could be used to define a denotational semantics for PMA-enhanced assembly. We expect that these results can affect the definition of a denotational semantics for PMA-enhanced assembly language as they have affected the definition of the TrL semantics. If the goal is reasoning about compiled assembly code, biorthogonality [33] and Kripke logical relations [34] have been used for proving compiler correctness. These powerful techniques, and their evolution in relation transition systems [35] have unfortunately not been used for PMA-enhanced languages. Reasoning about the behaviour of PMA-enhanced untyped assembly code with logical relations remains an open research area.

A different research area studies logics for assembly languages: Hoare logics [15] or separation logics [36]. Jensen et al. [36] present a summary of the
most recent advances in the latter. That research area focusses on providing reasoning facilities for assembly code, while this paper focusses on reasoning on the security of assembly code.

PMA, in the form of fine grained, program counter-based memory access control mechanisms, have been implemented in several software [3, 5, 6, 7] and hardware forms [2, 4] and recently by Intel in the SGX processor [1]. From the theoretical point of view, assembly languages extended with these protection mechanisms have been recently studied as target languages for secure compilation schemes [10, 11, 12]. The language and trace semantics of this paper are inspired by those works.

A different protection mechanism that could be employed at the assembly level is a typed assembly language [14]. To the best of the authors’ knowledge, no fully abstract trace semantics has been provided for such languages.

7. Conclusion and Future Work

This paper studied the characterisation of the behaviour programs enhanced with PMA. To this extent, it formalised \( A+I \), an assembly language extended with that isolation mechanism. Then, it provided two different trace semantics for \( A+I \): \( Tr^S \) and \( Tr^L \). \( Tr^S \) can be used to model the behaviour of components that are securely-compiled to \( A+I \) and it can be used to simplify proofs of secure compilation to \( A+I \). \( Tr^L \) investigates the challenges of including readout and writeout operations in the trace characterisation. Moreover, it provided a general proof strategy where both trace semantics are proven to be fully abstract. These semantics model the capabilities of attackers that inject malicious assembly code and they simplify proving secure compilation to the assembly language.

The \( Tr^L \) semantics relies on a partitioning of unprotected code into a code and a data section to achieve full abstraction. This partitioning is not enforceable in some PMA architectures (e.g., the Intel SGX or Sancus), while in software or hypervisor-based implementation of PMA it can be. As previously mentioned, however, the \( Tr^L \) semantics captures the behaviour of protected code that reads or writes in a certain area of unprotected memory and jumps to a different area of unprotected memory when returning control to unprotected code. Thus, \( Tr^L \) can be used to describe the behaviour of protected PMA code that uses readouts and writeouts to exchange parameters with unprotected code. To eliminate the need for the partitioning of unprotected code, we envision that the semantics must accumulate the knowledge of its readouts and writeouts when producing the traces. Addressing this challenge, therefore providing fully abstract trace semantics for protected, arbitrary PMA code, is left for future work.

Providing a fully abstract trace semantics for a machine with multiple instances of an isolation mechanism or with multiple cores seem natural extensions to this work. The latter seems crucial in order to provide a secure compiler for concurrent programs to machines using the protection mechanism presented.

Acknowledgements. The authors would like to thank Tarmo Uustalu and the anonymous reviewers for useful feedback on an earlier draft.
Marco Patrignani holds a Ph.D. fellowship from the Research Foundation Flanders (FWO). This work has been supported in part by the Intel Labs University Research Office. With the financial support from the Prevention of and Fight against Crime Programme of the European Union (B-CCENTRE).

References


29


URL http://dx.doi.org/10.1016/j.entcs.2004.02.041


URL http://dx.doi.org/10.1007/978-3-540-31982-5_17

URL http://dx.doi.org/10.1007/3-540-08921-7_67


URL http://dx.doi.org/10.1109/CSF.2010.30

URL http://dx.doi.org/10.1109/CSF.2011.18

URL http://dx.doi.org/10.1007/978-3-540-73420-8_58

31


URL http://dl.acm.org/citation.cfm?id=646794.704856

URL http://doi.acm.org/10.1145/1631687.1596567

URL http://doi.acm.org/10.1145/1925844.1926402

URL http://doi.acm.org/10.1145/2103621.2103666

URL http://doi.acm.org/10.1145/2480359.2429105

URL http://dx.doi.org/10.1016/j.tcs.2004.10.012
Appendices

A. Properties of the Rewrite Rules of Figure 13

The rewrite rules of Figure 13 are confluent (Lemma 2) and terminating (Lemma 3), thus they are convergent (Theorem 3). This implies that when applied to a prefix $\omega(a, v)$, they will always return its unique normal form.

In the following, denote a prefix sequence $\omega(a, v)$ with $\pi$.

**Lemma 2 (Confluence).** The rewrite rules are confluent. For any $\pi$, for all $\pi'$ and $\pi''$ such that $\pi \rightsquigarrow \pi'$ and $\pi \rightsquigarrow \pi''$, there exists $\pi'''$ such that $\pi' \rightsquigarrow^* \pi'''$ and $\pi'' \rightsquigarrow^* \pi'''$.

**Proof.** This proof proceeds by induction over the length of $\omega(a, v)$.

**Base case (length 0 or 1)** No reduction rules apply, so the theorem holds.

**Inductive case (length > 1)** For any combination of the first two actions of the prefix ($\omega_0(a_0, v_0)$ and $\omega_1(a_1, v_1)$) only one rule is applicable, as presented in the case analysis below. Thus, $\pi'$ and $\pi''$ are the same and so both flow into the same $\pi'''$.

- **read**($a, v$) read($a, v$) only Rule (Read-drop) applies.
- **read**($a, v$) read($a, w$) and $v \neq w$ firstly, Rule (Constraint-read) ensures that $v = w$, then only Rule (Read-drop) applies.
- **read**($a, v$) read($b, v$) and $a \neq b$ in this case if $a < b$ no rule apply, while if $a > b$ only Rule (Read-order) applies.
- **read**($a, v$) write($a, v$) only Rule (Read-no-write) applies.
- **read**($a, v$) write($a, w$) and $v \neq w$ no rule applies.
- **read**($a, v$) write($b, v$) and $a \neq b$ in this case if $a < b$ no rule apply, while if $a > b$ only Rule (RW-order) applies.
- **write**($a, v$) write($a, v$) only Rule (Write-drop) applies.
- **write**($a, v$) write($a, w$) and $v \neq w$ only Rule (Write-drop) applies.
- **write**($a, v$) write($b, v$) and $a \neq b$ in this case if $a < b$ no rule apply, while if $a > b$ only Rule (Write-order) applies.
- **write**($a, v$) read($a, v$) only Rule (Write-no-read) applies.
- **write**($a, v$) read($a, w$) and $v \neq w$ firstly, Rule (Constraint-read) ensures that $v = w$, then only Rule (Write-no-read) applies.
- **write**($a, v$) read($b, v$) and $a \neq b$ and $a \neq b$ in this case if $a < b$ no rule apply, while if $a > b$ only Rule (WR-order) applies.

**Lemma 3 (Termination).** The rewrite rules are terminating: for any prefix, all possible sequences of application of the rewrite rules to $\omega(a, v)$ are finite.
Proof. The proof proceeds by structural induction on ω(a, v).

Base case: ω(a, v) = e As no rewrite rules apply here, this case is terminating.

Inductive case: ω(a, v) = ω0(a0, v0) · · · ωn(ann, vnn) The inductive hypothesis IH tells us that applying the rewriting rules to a prefix ω1(a1, v1) · · · ωn(ann, vnn) of length n is terminating in q steps. Apply Lemma 2 to know that the confluent form of ω1(a1, v1) · · · ωn(ann, vnn) is ω1′(a1′, v1′) · · · ωn′(ann′, vnn′). The following alternatives arise based on ω0(a0, v0) and ω1′(a1′, v1′).

a0 < a1′. In this case no rewrite rules apply for prefixes of index 0 and 1. Their application terminates in q steps for prefixes 1 onwards as stated in the IH. So this case terminates in q steps.

a0 > a1′. In this case, ω0 and ω1′ are swapped in place by applying one rewriting rule. We can then apply the IH to state that applying the rewrite rules to ω0(a0, v0)ω2(a2′, v2′) · · · ωn′(ann′, vnn′) is terminating. By applying Lemma 2, we can define the confluence form of that prefix with π. ω1(a1, v1)π is thus terminating since no rewrite rules apply to prefixes of index 0 and 1 while their application terminates in q steps for prefixes 1 onwards as stated in the IH. So this case terminates in q + 1 steps.

a0 = a1′ = a. The following cases arise:

ω0(a, v0) = read(a, v0) and ω1′(a, v1′) = read(a, v1′). Firstly, Rule (Constraint-read) is applied, thus v0 = v1′. Then, Rule (Read-drop) drops one of those actions, so we can apply the IH since the prefix is of length n. So this case terminates in q + 2 steps.

ω0(a, v0) = read(a, v0) and ω1′(a, v1′) = write(a, v1′). The following cases arise:

v0 = v1′ = v. Rule (Read-no-write) is applied, and only the 0-indexed action is kept. We can apply the IH to the prefix ω0(a0, v0)ω2(a2′, v2′) · · · ωn′(ann′, vnn′) which is of length n. So this case terminates in q + 1 steps.

v0 ̸= v1′. In this case no rewrite rules apply for prefixes of index 0 and 1. Their application terminates for prefixes 1 onwards as stated in the IH. So this case terminates in q steps.

ω0(a, v0) = write(a, v0) and ω1′(a, v1′) = read(a, v1′). Firstly, Rule (Constraint-write) is applied, thus v0 = v1′.

Then, Rule (Write-drop) drops the 1-indexed action, so we can apply the IH to the prefix ω0(a0, v0)ω2(a2′, v2′) · · · ωn′(ann′, vnn′) since it is of length n. So this case terminates in q + 2 steps.

ω0(a, v0) = write(a, v0) and ω1′(a, v1′) = write(a, v1′). Rule (Write-drop) is applied and only the 1-indexed action is kept, so we can apply the IH and this case holds. So this case terminates in q + 1 steps.

Since all cases terminate in a finite number of steps, applying the rewrite rules always terminates. □
Theorem 3 (Convergence). The rewrite rules are convergent, i.e. they are confluent and terminating.

Proof. By Lemma 2 and Lemma 3.

B. Proof of Lemma 1

Proof. The proof proceeds by induction on $\alpha$ that leads to a case analysis on $\alpha$. We omit the inductive cases and proceed directly to the case analysis considered for the base case.

$\checkmark$. Straightforward: the thesis is $\Omega_1 \equiv \Omega_2$, which is among the hypotheses.

?-decorated action. This action can either be a call of the form $\text{call } p(r; f)$ or a return of the form $\text{ret } p(r; f)$, only the case for the call is presented since the one for the return is analogous.

So: $\Theta_1 \xrightarrow{\text{call } p(r; f)} \Theta'_1$ and $\Theta_2 \xrightarrow{\text{call } p(r; f)} \Theta'_2$.

By definition, $\Theta_1' = \Omega_1' = (p, r, f, m'_1, s_1)$ and $\Theta_2' = \Omega_2' = (p, r, f, m'_2, s_2)$.

The thesis is $\Omega_1' \equiv \Omega_2'$, so $(p, r, f, m'_1, s_1) \equiv (p, r, f, m'_2, s_2)$. Both states need to have equal registers, flags and unprotected memory. The first two points are clear, as registers and flags are set to be the same by the label. What needs to be proven is that $m_{\text{ext}}(m'_1, s_1) = m_{\text{ext}}(m'_2, s_2)$.

From hypothesis $\Omega_1 \equiv \Omega_2$, we have that $m_{\text{ext}}(m_1, s_1) = m_{\text{ext}}(m_2, s_2)$.

Since the action $\text{call } p(r; f)$ does not touch the unprotected memory, we have that $m_{\text{ext}}(m_1, s_1) = m_{\text{ext}}(m'_1, s_1)$ and $m_{\text{ext}}(m_2, s_2) = m_{\text{ext}}(m'_2, s_2)$.

By transitivity we obtain that $m_{\text{ext}}(m'_1, s_1) = m_{\text{ext}}(m'_2, s_2)$ holds, so this case holds as well.

!-decorated action. Here, $\delta!$ is in the form $\delta_1 \cdots \delta_n \gamma!$. The action $\gamma!$ can either be a call of the form $\text{call } p(r; f)$ or a return of the form $\text{ret } p(r; f)$; only the case for the call is presented since the one for the return is analogous.

So: $\Theta_1 \xrightarrow{\delta_1 \cdots \delta_n \text{call } p(r; f)!} \Theta'_1$ and $\Theta_2 \xrightarrow{\delta_1 \cdots \delta_n \text{call } p(r; f)!} \Theta'_2$.

$\Theta_1 = \Omega_1 = (p, r, f, m_1, s_1)$ and $\Theta_2 = \Omega_2 = (p, r, f, m_2, s_2)$.

By definition, $\Theta_1' = (\text{unk}, m'_1, s_1)$ and $\Theta_2' = (\text{unk}, m'_2, s_2)$.

We can reconstruct $\Omega'_1$ by applying the following hypotheses: $\Theta_1 = \|\Omega_1\|$ and $\Omega_1 \rightarrow^{*} \Omega'_1$ and $\Theta_1' = \|\Omega'_1\|$. Analogously, we can reconstruct $\Omega'_2$.

So, $\Omega'_1 = (p, r, f, m'_1, s_1)$ and $\Omega'_2 = (p, r, f, m'_2, s_2)$. The thesis is $\Omega'_1 \equiv \Omega'_2$, so $(p, r, f, m'_1, s_1) \equiv (p, r, f, m'_2, s_2)$. Both states need to have equal registers, flags and unprotected memory. The first two points are clear, as registers and flags are set to be the same by the label. What needs to be proven is that $m_{\text{ext}}(m'_1, s_1) = m_{\text{ext}}(m'_2, s_2)$.

From hypothesis $\Omega_1 \equiv \Omega_2$, we have that $m_{\text{ext}}(m_1, s_1) = m_{\text{ext}}(m_2, s_2)$.

What needs to be considered are the prefixes $\delta_1 \cdots \delta_n$, which can be either readouts or writeouts: The proof now proceeds by induction on $n$. 

35
Base case, $n = 0$. Trivial, since we have that $m_{ext}(m_1, s_1) = m_{ext}(m_1', s_1)$ and $m_{ext}(m_2, s_2) = m_{ext}(m_2', s_2)$.

This, combined with the hypothesis $m_{ext}(m_1, s_1) = m_{ext}(m_2, s_2)$, fulfills this case.

Inductive case, $n = k + 1$. Consider $\delta_1 \cdots \delta_k \delta'$, the inductive hypothesis states that up to $\delta_k$, external memories are the same. Indicate the memory up to the $k$th step with $m_k$, the inductive hypothesis states that $m_{ext}(m_1, s_1) = m_{ext}(m_2, s_2)$.

Two cases arise for $\delta'$, one for the readout and one for the writeout.

$\delta' = \text{read}(a, v)$ Readouts do not change the external memory, so apply the inductive hypothesis and this case holds.

$\delta' = \text{write}(a, v)$ Writeouts do change the external memory, so $m_{ext}(m_1', s_1) = m_{ext}(m_1', s_1)[a \mapsto v]$ and $m_{ext}(m_2, s_2) = m_{ext}(m_2, s_2)[a \mapsto v]$.

Since the initially-equal memories $m_{ext}(m_1', s_1)$ and $m_{ext}(m_2', s_2)$ are changed in the same way, the thesis holds in this case as well.

Having covered all the cases, the theorem holds.

The proof of Lemma 1 for $Tr^5$ is included in the proof for $Tr^4$ with very small syntactical changes since the labels of $Tr^5$ are a subset of the labels of $Tr^4$.

C. Proof of Theorem 1

We overload the hole-filling notation and allow a hole to be filled by a state $\Omega = (p, r, f, m, s)$ as follows: $M[\Omega] = (p, r, f, m + m', s)$, if $(m, s) \in M$. Given an instruction $i \in I$, identify a transition triggered by the execution of that instruction as $i \Rightarrow$.

Proof. By Definition 4 the thesis $P_1 \simeq P_2$ becomes $\forall M. M[P_1] \Downarrow \iff M[P_2] \Downarrow$.

The proof is split in two cases, one for each side of the co-implication.

1. Direction $\Rightarrow$, so the thesis is $\forall M. M[P_1] \Downarrow \Rightarrow M[P_2] \Downarrow$.

   Apply the definition of contextual equivalence (Definition 4) and the thesis becomes $\forall M. M[\Omega_0(P_1)] \Downarrow \Rightarrow M[\Omega_0(P_2)] \Downarrow$.

   Let $\Omega_1 = M[\Omega_0(P_1)]$ and $\Omega_2 = M[\Omega_0(P_2)]$.

   The thesis is $\forall M. \forall n \in N. \exists \Omega_1'. \Omega_1 \Rightarrow^n \Omega_1' \Rightarrow \forall m \in N. \exists \Omega_2'. \Omega_2 \Rightarrow^m \Omega_2'$.

   The proof proceeds by induction on $m$.

   Base case: $m = 0$. Straightforward: $\Omega_2 \Rightarrow^0 \Omega_2$.

   Inductive case: $m = h + 1$. The thesis is: $\exists \Omega_2'. \Omega_2 \Rightarrow^{h+1} \Omega_2'$.

   The inductive hypothesis (IH) is: $\forall M. \forall n \in N. \exists \Omega_1'. M[\Omega_0(P_1)] \Rightarrow^n \Omega_1' \Rightarrow M[\Omega_0(P_2)]$.

   By IH we have that: $\exists \Omega_1. M[\Omega_0(P_1)] \Rightarrow^h \Omega_2'' \Rightarrow^{n-h} \Omega_2'$.

   Let $\Omega_2'' = (p_1, \ldots)$ and $\Omega_2 = (p_2, \ldots)$.

   There are two cases based on $p_1$ and $p_2$: both $p_1$ and $p_2$ are in the protected partition (1a) or in the unprotected one (1b).
(a) $s_1 \vdash \text{protected}(p_1)$ and $s_2 \vdash \text{protected}(p_2)$.
This case relies on the trace semantics rules to say that either $P_1$ and $P_2$ produce the same label, or they diverge; in both cases there is a corresponding reduction in the operational semantics. There are two cases: either both programs will perform another action \( \delta ! (1(a)i) \), or not \( (1(a)ii) \).

   i. \( \exists !. \| \Omega^1_\delta \| \xrightarrow{\delta !} \| \Omega^1_\delta' \|. \)
   By hypothesis $P_1 \simeq \tau P_2$, $\| \Omega^1_\delta \| \xrightarrow{\delta !} \| \Omega^1_\delta' \|$. 
   This, in conjunction with IH, implies the thesis $\Omega_2 \rightarrow^{h+1} \Omega'_2$. 
   Note that $\delta !$ cannot be a $\sqrt{\cdot}$, as this violates the hypothesis $\forall n \in \mathbb{N}. \delta M(\Omega_0)(P_1)] \rightarrow^n \Omega'_1$.

   ii. \( \exists !. \| \Omega^1_\delta \| \xrightarrow{\delta !} \| \Omega^1_\delta' \|. \)
   Let $\Omega^1_\delta = (p_1, r_1, f_1, m + m_1, s_1)$ and $\Omega^1_\delta' = (p_2, r_2, f_2, m + m_2, s_2)$. 
   In this case, $\Omega^1_\delta$ does not terminate, since it does not produce a $\sqrt{\cdot}$ label, so it computes, generating $\tau$ actions. 
   By inspecting rules for generating $\tau$ in traces (the only possible rule that applies in this case), we have that $m_1(p_1) = i_1 \in I$ and $m_2(p_2) = i_2 \in I$. 
   The thesis holds because $\Omega_2$ can always make a step for instruction $i_2$, so $\Omega_2 \rightarrow^h \Omega^2_\delta \xrightarrow{\delta} \Omega^2_\delta'$. 

(b) $s_1 \vdash \text{unprotected}(p_1)$ and $s_2 \vdash \text{unprotected}(p_2)$.
In this case we need to prove that, for whatever computation was done so far, $P_1$ and $P_2$ end up with a program counter in the same location in their unprotected memory. We rely on Lemma 1 to state that, if $P_1$ and $P_2$ have jumped inside the protected partition and then back outside, their unprotected memory is still the same.

   By IH $\exists !. \| M(\Omega_0)(P_1)] \rightarrow^l \Omega^1_\delta$ and $\| \Omega_0(\Omega_0(P_1)) \| \xrightarrow{\tau \alpha} \| \Omega^1_\delta \|$. 
   By hypothesis $P_1 \simeq \tau P_2$, $\exists !. \| M(\Omega_0(P_2))] \rightarrow^l \Omega^2_\delta$. 
   Additionally, $\| \Omega_0(P_2)) \| \xrightarrow{\tau \alpha} \| \Omega^2_\delta \|$. 
   By Lemma 1, $\Omega^1_\delta = (p', r', f', \mathcal{M}^l, m_1, s_1)$ and $\Omega^1_\delta' = (p', r', f', \mathcal{M}^l, m_2, s_2)$ (if $\alpha$ does not exist and $\tau$ is the empty list, there is no need to apply Lemma 1).
   Additionally, $\Omega^1_\delta \rightarrow^{h-1} \Omega^1_h$ and $\Omega^1_\delta \rightarrow^{h-l} \Omega^1_h$.
   Since $\mathcal{M}^l$ is the same for both $P_1$ and $P_2$, the $(h-l)$-steps they perform in unprotected memory are the same for $\Omega^1_\delta$ and $\Omega^1_h$.
   Thus $\Omega^1_h = (p', r', f', \mathcal{M}^h, m_1, s_1)$ and $\Omega^1_\delta = (p', r', f', \mathcal{M}^h, m_2, s_2)$. 
   As stated in Section 3.3 $p \in \text{dom}(\mathcal{M}^h)$ implies that $s_1 \vdash \text{unprotected}(p^h)$ and $s_2 \vdash \text{unprotected}(p^h)$. 

   By hypothesis $\forall n \in \mathbb{N}. \| M(\Omega_0(P_1))] \rightarrow^n \Omega^1_\delta$, we have that $\Omega^1_h \xrightarrow{\delta} \Omega^1_\delta$ and that $\mathcal{M}^h(p^h) \equiv i \in I$.
   This implies the thesis: $\Omega_2 \rightarrow^{h+1} \Omega'_2$ since $\Omega_2 \rightarrow^h \Omega^2_h \xrightarrow{\delta} \Omega^2_\delta'$.

2. \( \Leftarrow \) As in case 1, \textit{mutatis mutandis}.
D. Proof of Theorem 2

Completeness is equivalently stated as: $P_1 \not\approx_T P_2 \Rightarrow P_1 \not\approx P_2$.

Proof Sketch. This is proven by devising an algorithm that takes as input two different traces $\alpha_1$ and $\alpha_2$ and the two programs $P_1$ and $P_2$ generating them and outputs a program $P$ that interacts with $P_1$ and $P_2$ and is able to differentiate between them [10, 11, 37]. The algorithm produces unprotected code that performs all ?-decorated actions in the traces and then terminates with result 1 or diverges, based on the program it is interacting with after the different !-decorated action.

The two different traces are generated as follows. Since $P_1 \not\approx_T P_2$, we have that $\text{Tr}(P_1) \neq \text{Tr}(P_2)$, thus there exists a trace $\bar{\alpha}$ that belongs to either only $\text{Tr}(P_1)$ or only $\text{Tr}(P_2)$. Assume wlog that $\bar{\alpha} \in \text{Tr}(P_1)$. The trace $\bar{\alpha}$ can be split in two parts $\bar{\alpha}_s$ (the common prefix) and $\bar{\alpha}_d$ such that $\bar{\alpha} = \bar{\alpha}_s \bar{\alpha}_d$, and so that there exists a trace $\bar{\alpha}' \in \text{Tr}(P_2)$ that can be split in two parts $\bar{\alpha}'_s$ and $\bar{\alpha}'_d$ such that $\bar{\alpha} = \bar{\alpha}_s \bar{\alpha}'_d$ and $\bar{\alpha}_d \neq \bar{\alpha}'_d$. Trace $\bar{\alpha}'$ always exists, it could be an empty trace, it could be composed by an empty $\bar{\alpha}'_s$ and, possibly, by an empty $\bar{\alpha}'_d$. The traces input for the algorithm are $\alpha_1 = \alpha_s \alpha_d$ and $\alpha_2 = \alpha_s \alpha'_d$.

Algorithm description. Assume that there is always enough memory to store the algorithm; call the algorithm $P$. In $P$ there must be four functions in order to set the flags to the all combinations. These function are of the form:

- store $r_1$ and $r_2$ in unprotected memory;
- set $r_1$ and $r_2$ to the right values that set the flag to the desired combination (e.g, for $\text{SF}=0; \text{ZF}=1$, set $r_1=1$ and $r_2=1$);
- execute $\text{cmp } r_1, r_2$;
- restore $r_1$ and $r_2$ to the corresponding previous values;
- $\text{ret}$.

The algorithm keeps track of where to write instructions in $P$ with a stack: the current address stack $c$. Initially, the top of stack $c$ is set to $p_0$ – the initial value of the program counter.

The algorithm scans the traces $\bar{\alpha}_1$ and $\bar{\alpha}_2$. By construction, each even-numbered label is !-decorated; each odd-numbered label is ?-decorated. The algorithm is split in two subroutines based on what kind of actions it is examining. Each subroutine analyses one action from each trace and then calls the other subroutine on the following actions until the differentiation is achieved; in that case the algorithm terminates.

?-decorated actions. These actions are generated by the unprotected code.

The algorithm must output a $P$ that generates those traces. Thus, at location $c$, the algorithm writes code depending on what action is being considered.
call \( p \ (r, f)? \) Firstly, the algorithm writes a call to the function that sets the flags to \( f \). Then the top of stack \( c \) is incremented by 1.

Then, all twelve registers are set to the values of \( r \), thus given that the values of register \( i \) in \( r \) is \( v_i \), the following instruction is written: \texttt{movi} \( r_i \ v_i \) for all \( i = 0..11 \). If the value to be written in a register is larger than the constant allowed by \texttt{movi}, an \texttt{add} instruction is used. Then the top of \( c \) is incremented by 12 (or more, if \texttt{add} instructions are used). Then based on which register contains the value \( p \) that is where the call is directed, instruction \texttt{call} \( r_p \) is written. Then the top of \( c \) is incremented by 1.

\texttt{ret} \( p \ (r, f)? \) As in the previous step, the algorithm sets flags and registers to the desired values. Then instruction \texttt{ret} is written. Then the top of \( c \) is incremented by 1.

\texttt{!}-decorated actions. These actions are generated by protected code.

- **callbacks.** If both actions are of the form call \( p \ (r, f)? \), then \( p \) is pushed on top of the stack \( c \).
- **returns.** If both actions are of the form \texttt{ret} \( p \ (r, f)? \), then the top of the stack \( c \) is popped.
- **writeouts.** The algorithm adds no code to \( P \). In this case we are assured that control will jump back to the code because protected code does not write in an executable part of the unprotected memory.
- **readouts.** If both actions are of the form \texttt{read}(\( a, v \)), then the following instructions are written before other code at address \( c \): \texttt{movi} \( r_0 \ a \); \texttt{movi} \( r_1 \ v \); \texttt{movs} \( r_1 \ r_0 \). These instructions ensure that address \( a \) contains value \( v \).

To avoid clashes with writeouts and readouts, assume traces are inspected beforehand and the location where \( P \) is stored does not clash with the addresses of those operations.

If the labels are different, then the algorithm writes the differentiating code at address \( c \) in \( P \). Differences in the labels can be of these types:

- **different length.** Thus one label is \( \sqrt{\) and the other one is \( \alpha \neq \sqrt{\). In this case, given that \( \alpha \) is generated by program \( P_i \), the algorithm writes diverging code at the address indicated by \( c \).
- **different actions.** Assume that \( \alpha_1 = \texttt{ret} \ p \ (r, f)! \) and \( \alpha_2 = \texttt{call} 10 \ (r, f)! \). Then the algorithm writes instructions \texttt{movi} \( r_0 \ 1 \); \texttt{halt} at \( c \) and diverging code at address 10.

Assume that \( \alpha_1 = \texttt{write}(a, v),\delta! \) and \( \alpha_2 = \delta! \). In this case, before executing the protected code that generates that trace, the algorithm writes value \( u \), different from \( v \), at address \( a \). Then, after the protected code has performed \( \delta! \), the value in \( a \) is read and compared
to u. If they are the same, then instructions \texttt{movi r}_0 \; 1; \texttt{halt} are written at c, otherwise diverging code is written there.

Other cases are similar.

**Different values in the same action.** Assume that \( \alpha_1 = \texttt{ret} \; p \; (r; 0, 1)! \) and \( \alpha_2 = \texttt{ret} \; p \; (r; 0, 0)! \). Then the differentiating code is the following: perform a jump (via \texttt{jl} in this case since flag SF bears a different value in the two traces) to an address a in case the flag is 1. At address a, instructions \texttt{movi r}_0 \; 1; \texttt{halt} are written. Right after the jump, diverging code written.

Assume that \( \alpha_1 = \texttt{ret} \; p \; (1, \ldots ; f)! \) and \( \alpha_2 = \texttt{ret} \; p \; (2, \ldots ; f)! \). Then the differentiating code is the following: \texttt{movi r}_1 \; 1; \texttt{sub r}_0 \; r_1. \) Now the problem is reduced to different values in flags, so the previous approach can be used.

Assume that \( \alpha_1 = \texttt{call} \; 10 \; (r; f)! \) and \( \alpha_2 = \texttt{call} \; 20 \; (r; f)! \). Then the algorithm writes instructions \texttt{movi r}_0 \; 1; \texttt{halt} at address 10 and diverging code at address 20.

Assume that \( \alpha_1 = \texttt{write}(a_1, v_1).\delta \) and \( \alpha_2 = \texttt{write}(a_2, v_2).\delta \). The same procedure stated in the last paragraph for the previous point is applied.

Concerning readouts, they are included in the traces only if they are followed by different actions. Readouts that are not followed by different actions satisfy the non-interference judgment \( \text{NI}(\cdot) \), they are non-interfering. On the other hand, readouts that are followed by different actions do not satisfy that judgment, they are interfering. Function \texttt{StripNI}() (Figure 16), which is used to accumulate labels in Rule Trace-l-action, ensures that all non-interfering readout labels are eliminated from traces. So, readouts that appear in traces are interfering and thus followed by different actions. It is that action that determines what the code generated by the algorithm is, no action is undertaken for readouts.