

# ***Increasing the Predictability of Modern COTS Hardware through Cache-Aware OS-Design***

11<sup>th</sup> Workshop on Operating Systems Platforms for  
Embedded Real-Time Applications

---

**Hendrik Borghorst**

[hendrik.borghorst@udo.edu](mailto:hendrik.borghorst@udo.edu)  
<https://ess.cs.tu-dortmund.de/~hb>





# Cyber-physical systems

## Situation today:

- Specialized systems are widespread
- Tight time bounds critical

## Future:

- Multiple small real-time task-sets on one system preferable



# Cyber-physical systems

## Situation today:


- Specialized systems are widespread
- Tight time bounds critical

## Future:

- Multiple small real-time task-sets on one system preferable
- **Why is off-the-shelf hardware not used for such systems?**




# Random data access



Random memory access within a 64kB range




# Random data access





# Random data access



**→ Unstable execution times**



# Causes for unpredictability

- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - Overall system response time unstable

<sup>1</sup>Dasari, D.; Akesson, B.; Nelis, V.; Awan, M.A.; Petters, S.M., "Identifying the sources of unpredictability in COTS-based multicore systems," Industrial Embedded Systems (SIES), 2013 8th IEEE International Symposium on , vol., no., pp.39,48, 19-21 June 2013



# Causes for unpredictability

- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - Overall system response time unstable

## Approach:

<sup>1</sup>Dasari, D.; Akesson, B.; Nelis, V.; Awan, M.A.; Petters, S.M., "Identifying the sources of unpredictability in COTS-based multicore systems," Industrial Embedded Systems (SIES), 2013 8th IEEE International Symposium on , vol., no., pp.39,48, 19-21 June 2013



# Causes for unpredictability

- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - Overall system response time unstable

## Approach:

- Caches can reduce unpredictability

<sup>1</sup>Dasari, D.; Akesson, B.; Nelis, V.; Awan, M.A.; Petters, S.M., "Identifying the sources of unpredictability in COTS-based multicore systems," Industrial Embedded Systems (SIES), 2013 8th IEEE International Symposium on , vol., no., pp.39,48, 19-21 June 2013



# Causes for unpredictability

- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - Overall system response time unstable

## Approach:

- Caches can reduce unpredictability
- Can the OS control which data stays in the cache?

<sup>1</sup>Dasari, D.; Akesson, B.; Nelis, V.; Awan, M.A.; Petters, S.M., "Identifying the sources of unpredictability in COTS-based multicore systems," Industrial Embedded Systems (SIES), 2013 8th IEEE International Symposium on , vol., no., pp.39,48, 19-21 June 2013



# Causes for unpredictability

- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - Overall system response time unstable

## Approach:


- Caches can reduce unpredictability
- Can the OS control which data stays in the cache?

 No unexpected cache misses

<sup>1</sup>Dasari, D.; Akesson, B.; Nelis, V.; Awan, M.A.; Petters, S.M., "Identifying the sources of unpredictability in COTS-based multicore systems," Industrial Embedded Systems (SIES), 2013 8th IEEE International Symposium on , vol., no., pp.39,48, 19-21 June 2013




# OS-controlled cache



Random memory access within a 64kB range (prefetched/locked)



# OS-controlled cache




**But how can the whole system fit in the cache?**

Random memory access within a 64kB range (prefetched/locked)



# OS-controlled cache




**But how can the whole system fit in the cache?  
It doesn't have to**

Random memory access within a 64kB range (prefetched/locked)




# OS-Model: Component



- Small components
- Mostly independent
- No external calls/data accesses (cache misses)
- All necessary data confined




# OS-Model: Interaction






# OS-Model: Interaction






# OS-Model: Interaction






# OS-Model: Interaction






# OS-Model: Interaction





# Component handling

- All data confined to one continuous data block
- Enables complete knowledge over necessary data
- Components can be prefetched in one bulk transfer
  - Bulk transfers evaluated → stable execution times




Each dot is one bulk transfer



# Component handling

- All data confined to one continuous data block
- Enables complete knowledge over necessary data
- Components can be prefetched in one bulk transfer
  - Bulk transfers evaluated → stable exec



Each dot is one bulk transfer




# Component handling

- All data confined to one continuous data block
- Enables complete knowledge over necessary data
- Components can be prefetched in one bulk transfer

Bulk transfers evaluated → stable execution times


**All components needed for execution are now loaded & locked to the cache**



Each dot is one bulk transfer




# OS-Transition






# OS-Transition





# OS-Transition





# Architecture details

- Current approach needs HW support for
  - Cache prefetching
  - Cache locking
- Current platform: **Dual-core ARM Cortex-A9 (COTS)**
- Associative shared level cache
  - 16 cache ways (**64kB** each, **1MB** total)
- Cache management features:
  - Cache **prefetching** of data/code
  - Cache **locking** per cache way & core




# Architecture details

- Current approach needs HW support for
  - Cache prefetching
  - Cache locking
- Current platform: **Dual-core ARM Cortex-A9 (COTS)**
- Associative shared level cache
  - 16 cache ways (**64kB** each, **1MB** total)
- Cache management features:
  - Cache **prefetching** of data/code
  - Cache **locking** per cache way & core

**HW allows complete control over the cache content**



# Cache Management




Components aligned at way-size

-  Permanently locked
-  Temporarily locked
-  Temporarily unlocked



# Cache Management




Components aligned at way-size

↓ unlock cache way & prefetch OSC


- Permanently locked
- Temporarily locked
- Temporarily unlocked



# Cache Management



↓ unlock cache way & prefetch OSC




Components aligned at way-size


- Permanently locked
- Temporarily locked
- Temporarily unlocked



# Cache Management



Components aligned at way-size




- Permanently locked
- Temporarily locked
- Temporarily unlocked




# Cache Management


Components aligned at way-size



unlock cache way & prefetch OSC



lock cache



- Permanently locked
- Temporarily locked
- Temporarily unlocked



# Ongoing & Future Work

- Optimize event scheduling
- Automatic adaptation to HW platform
- Eliminate dead code/data prefetching
- Reduce the dependency on hardware cache management
- Compare against other RTOS



# Summary

- Modern COTS-HW unpredictable (DRAM,buses,...)
- Caches hide DRAM-access latency
- Small structured OS proposed
- Components fit in cache
  - Shift random DRAM-access to bulk transfer
  - Predictable access times



# Summary

- Modern COTS-HW unpredictable (DRAM,buses,...)
- Caches hide DRAM-access latency
- Small structured OS proposed
- Components fit in cache
  - Shift random DRAM-access to bulk transfer
  - Predictable access times

Questions?