


Relaxed program logics

Ori Lahav Viktor Vafeiadis

1 September 2017

Relaxed program logics

- ▶ RSL, FSL, GPS, ...
- ▶ Reason about a strengthening of C11.
- ▶ Encodes common synchronisation patterns.
- ▶ Useful for explaining the weak memory model.



Reminder: Separation logic

Key concept of *ownership* :

- ▶ Resourceful reading of Hoare triples.

$$\{P\} C \{Q\}$$

- ▶ To access a non-atomic location, you must own it:

$$\begin{aligned} & \{\text{emp}\} a := \mathbf{alloc} \{a \mapsto _ \} \\ & \{x \mapsto v\} a := x_{\text{na}} \quad \{x \mapsto v \wedge a = v\} \\ & \{x \mapsto v\} x_{\text{na}} := v' \quad \{x \mapsto v'\} \end{aligned}$$

- ▶ Disjoint parallelism:

$$\frac{\{P_1\} C_1 \{Q_1\} \quad \{P_2\} C_2 \{Q_2\}}{\{P_1 * P_2\} C_1 \parallel C_2 \{Q_1 * Q_2\}}$$

Relaxed separation logic

Ownership transfer by release/acquire synchronizations.

- ▶ Initially, pick location invariant Q .

$$x \mapsto v * Q(v) \Rightarrow \mathbf{W}_Q(x) * \mathbf{R}_Q(x)$$

- ▶ Release write \rightsquigarrow give away permissions.

$$\{\mathbf{W}_Q(x) * Q(v)\} x_{\text{rel}} := v \{\mathbf{W}_Q(x)\}$$

- ▶ Acquire read \rightsquigarrow gain permissions.

$$\{\mathbf{R}_Q(x)\} a := x_{\text{acq}} \{\mathbf{R}_{Q[a:=\text{emp}]}(x) * Q(a)\}$$

where $Q[a:=\text{emp}] \triangleq \lambda v. \text{if } v = a \text{ then emp else } Q(v)$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\{x \mapsto 0 * y \mapsto 0\}$$

$x_{\text{na}} := 5;$

$y_{\text{rel}} := 1;$


$a := y_{\text{acq}}$

if $a \neq 0$ **then** $b := x_{\text{na}}$

$$\{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.



Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \\ y_{\text{rel}} := 1; \\ \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \{ \mathbf{W}_Q(y) \} \quad \quad \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \parallel \\ \{a = 0 \vee b = 5\} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \\ x_{\text{na}} := 5; \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_Q(y)\} \\ \{\top\} \end{array} \parallel \begin{array}{c} \{\mathbf{R}_Q(y)\} \\ a := y_{\text{acq}} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \end{array} \\ \{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{na} := 5; \quad \quad \quad a := y_{\mathbf{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \parallel \{(a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y)\} \\ y_{rel} := 1; \\ \{ \mathbf{W}_Q(y) \} \quad \quad \quad \mathbf{if } a \neq 0 \mathbf{ then } b := x_{na} \\ \{ \top \} \\ \{ a = 0 \vee b = 5 \} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \parallel \{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y) \} \\ y_{\text{rel}} := 1; \quad \quad \quad \{ a = 0 \vee x \mapsto 5 \} \\ \{ \mathbf{W}_Q(y) \} \quad \quad \quad \mathbf{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{ \top \} \\ \{ a = 0 \vee b = 5 \} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \parallel \{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y) \} \\ y_{\text{rel}} := 1; \quad \quad \quad \{ a = 0 \vee x \mapsto 5 \} \\ \{ \mathbf{W}_Q(y) \} \quad \quad \quad \mathbf{if } a \neq 0 \mathbf{ then } b := x_{\text{na}} \\ \{ \top \} \quad \quad \quad \{ a = 0 \vee (x \mapsto 5 \wedge b = 5) \} \\ \{ a = 0 \vee b = 5 \} \end{array}$$

Release-acquire synchronization: message passing

Let $Q(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y) * \mathbf{R}_Q(y)\} \\ \{x \mapsto 0 * \mathbf{W}_Q(y)\} \parallel \{ \mathbf{R}_Q(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_Q(y)\} \parallel \{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{Q[a:=\text{emp}]}(y) \} \\ y_{\text{rel}} := 1; \quad \quad \quad \{ a = 0 \vee x \mapsto 5 \} \\ \{ \mathbf{W}_Q(y) \} \quad \quad \quad \mathbf{if } a \neq 0 \mathbf{ then } b := x_{\text{na}} \\ \{ \top \} \quad \quad \quad \{ a = 0 \vee (x \mapsto 5 \wedge b = 5) \} \\ \{ a = 0 \vee b = 5 \} \end{array}$$

Ownership transfer works!

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{\mathbf{R}_Q(x)\} a := x_{\text{rlx}} \{\mathbf{R}_Q(x) \wedge (Q(a) \neq \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{\mathbf{W}_Q(x)\} x_{\text{rlx}} := v \{\mathbf{W}_Q(x)\}}$$

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{\mathbf{R}_Q(x)\} a := x_{\text{rlx}} \{\mathbf{R}_Q(x) \wedge (Q(a) \neq \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{\mathbf{W}_Q(x)\} x_{\text{rlx}} := v \{\mathbf{W}_Q(x)\}}$$

Unsound because of dependency cycles!

Soundness statement

Definition (Memory safety)

An execution G is *memory safe* if every access in G “happens after” the allocation of the accessed location.

Definition (Data race)

G *has a data race* if there exist two hb-unrelated accesses in G to the same location such that

- (a) at least one access is non-atomic, and
- (b) at least one access is a write.

Theorem (Adequacy)

If $\{\text{true}\} \text{Prg} \{\text{true}\}$, then all consistent executions of Prg are memory safe and have no data races.

Three technical challenges

Assertions in heaps

- ▶ Store syntactic assertions (modulo *-ACI)

No (global) notions of state and time

- ▶ Define a *logical* local notion of state
- ▶ Annotate **hb** edges with logical state


Declarative semantics

- ▶ Induct over max **hb**-path distance from top


Local annotation validity

For node n roughly, $\sum_{e \in In(n)} hmap(e) + effect(n) \approx \sum_{e \in Out(n)} hmap(e)$

Release writes:



Acquire reads:



Independent heap compatibility

Definition (Pairwise independence)

A set \mathcal{T} of edges is *pairwise independent* in a graph G iff $\forall (a, a'), (b, b') \in \mathcal{T}, (a', b) \notin G.\text{hb}^*$

Lemma (Independent heap compatibility)

If hmap is a locally valid annotation of execution graph G and $\mathcal{T} \subseteq G.\text{hb}$ is pairwise independent in G , then $\bigoplus_{x \in \mathcal{T}} \text{hmap}(x)$ is defined.

Configuration safety: A valid annotation can be extended for n further events.

Lemma (RSL triple \Rightarrow annotation validity)

Let $\{\text{true}\} c \{\text{true}\}$. Then, every consistent execution graph $G \in \llbracket c \rrbracket$ has a valid annotation.

Theorem (Race-Freedom)

If $\{\text{true}\} c \{\text{true}\}$, $\forall G \in \llbracket c \rrbracket$, G is race-free.

Fenced separation logic

Incorrect message passing

Initially $x = y = 0$.

$x_{na} := 5;$


$y_{rlx} := 1$

repeat

$a := y_{rlx}$

until $a \neq 0;$

$b := x_{na}$




Message passing with C11 memory fences

Initially $x = y = 0$.

```
 $x_{na} := 5;$   
fence(rel);  
 $y_{rlx} := 1$ 
```

```
repeat  
   $a := y_{rlx}$   
until  $a \neq 0;$   
fence(acq);  
 $b := x_{na}$ 
```



Introduce two 'modalities' in the logic:

- ▶ ΔP : state ready to be transferred away.
- ▶ ∇P : state that will be acquired after a **fence(acq)**.

Proof rules:

$$\{P\} \text{ fence(rel) } \{\Delta P\}$$

$$\{\mathbf{W}_Q(x) * \Delta Q(v)\} \quad x_{\text{rlx}} := v \quad \{\mathbf{W}_Q(x)\}$$

$$\{\mathbf{R}_Q(x)\} \quad t := x_{\text{rlx}} \quad \{\mathbf{R}_{Q[t:=\text{emp}]}(x) * \nabla Q(t)\}$$

$$\{\nabla P\} \text{ fence(acq) } \{P\}$$


Message passing with C11 memory fences

Let $Q(v) \triangleq v = 0 \vee x \mapsto 5$.

$\{x \mapsto 0 * y \mapsto 0\}$	
$\{x \mapsto 0 * \mathbf{W}_Q(y)\}$	$\{\mathbf{R}_Q(y)\}$
$x_{na} := 5;$	$a := y_{rlx};$
$\{x \mapsto 5 * \mathbf{W}_Q(y)\}$	$\{\nabla(a = 0 \vee x \mapsto 5)\}$
$\mathbf{fence}(\mathbf{rel});$	$\mathbf{if } a \neq 0 \mathbf{ then}$
$\{\Delta(x \mapsto 5) * \mathbf{W}_Q(y)\}$	$\{\nabla(x \mapsto 5)\}$
$y_{rlx} := 1$	$\mathbf{fence}(\mathbf{acq});$
$\{\mathbf{W}_Q(y)\}$	$\{x \mapsto 5\}$
	$b := x_{na}$
	$\{x \mapsto 5 \wedge b = 5\}$
	$\{a = 0 \vee (x \mapsto 5 \wedge b = 5)\}$
	$\{a = 0 \vee b = 5\}$

GPS

Three key features:

- ▶ Location protocols
- ▶ Ghost state/tokens 
- ▶ Escrows for ownership transfer

Example (Racy message passing)

Initially, $x = y = 0$.

$$\begin{array}{l} x_{\text{rlx}} := 1; \\ y_{\text{rel}} := 1 \end{array} \parallel \begin{array}{l} x_{\text{rlx}} := 1; \\ y_{\text{rel}} := 1 \end{array} \parallel \begin{array}{l} a := y_{\text{acq}}; \\ b := x_{\text{rlx}} \end{array}$$

Cannot get $a = 1 \wedge b = 0$.

Racy message passing in GPS

Protocol for x : **A**: $x = 0$ \longrightarrow **B**: $x = 1$

Protocol for y : **C**: $y = 0$ \longrightarrow **D**: $y = 1 \wedge x.st \geq \mathbf{B}$

Acquire reads gain knowledge, not ownership.

$$\left\{ \begin{array}{l} \{x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C}\} \\ x_{rlx} := 1; \\ \{x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{C}\} \\ y_{rel} := 1 \\ \{x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{D}\} \end{array} \right\} \parallel \left\{ \begin{array}{l} \{x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C}\} \\ a := y_{acq}; \\ \left\{ \begin{array}{l} a = 0 \wedge x.st \geq \mathbf{A} \\ \vee a = 1 \wedge x.st \geq \mathbf{B} \end{array} \right\} \\ b := x_{rlx}; \\ \{a = 0 \vee (a = 1 \wedge b = 1)\} \end{array} \right\}$$

GPS ghosts and escrows

To gain ownership, we use ghost state & escrows.

$$\frac{P * P \Rightarrow \text{false}}{Q \Rightarrow \mathbf{Esc}(P, Q)} \quad \frac{}{\mathbf{Esc}(P, Q) * P \Rightarrow Q}$$

Example (Message passing using escrows)

Invariant for x : $x = 0 \vee \mathbf{Esc}(K, \&a \mapsto 7)$.

$\{\&a \mapsto 0\}$	$\{K\}$
$a = 7;$	if ($x.\text{load}(acq) \neq 0$)
$\{\&a \mapsto 7\}$	$\{K * \mathbf{Esc}(K, \&a \mapsto 7)\}$
$\{\mathbf{Esc}(K, \&a \mapsto 7)\}$	$\{\&a \mapsto 7\}$
$x.\text{store}(1, rel);$	print (a);

Challenge #1. Reasoning about SC atomics

SC fences

- ▶ An SC fence is roughly a release/acquire fence and a RMW to a distinguished location.

$$\frac{J * P * P' \Rightarrow J * Q * Q'}{J \vdash \{P * \nabla P'\} \mathbf{fence}(\mathbf{sc}) \{Q * \Delta Q'\}}$$

SC accesses


- ▶ Program logics for SC \rightsquigarrow multilocation invariants.
- ▶ What if SC and non-SC atomics are mixed?
(C11 got the semantics wrong; see [PLDI'17].)
- ▶ Lack of useful programs to verify.

Challenge #2. Soundness under weaker memory models

- ▶ Soundness proofs require $po \cup \text{rf}$ acyclicity, which disallows the weak behaviour of LB.
- ▶ Even the logic is too strong.

Load buffering (LB)

Initially, $x = y = 0$

$$\begin{array}{l} a := y; \ //1 \\ x := 1 \end{array} \parallel \begin{array}{l} b := x; \ //1 \\ y := 1 \end{array}$$


Towards a solution

- ▶ Promising semantics [Kang et al., POPL'17]
- ▶ iGPS [Kaiser et al., ECOOP'17]

Further reading

- ▶ **Relaxed separation logic: A program logic for C11 concurrency.** V. Vafeiadis, C. Narayan. OOPSLA 2013: 867-884
- ▶ **GPS: Navigating weak memory with ghosts, protocols, and separation.** A. Turon, V. Vafeiadis, Derek Dreyer. OOPSLA 2014: 691-707
- ▶ **A program logic for C11 memory fences.** M. Doko, V. Vafeiadis. VMCAI 2016: 413-430
- ▶ **Tackling real-life relaxed concurrency with FSL++.** M. Doko, V. Vafeiadis. ESOP 2017: 448-475
- ▶ **Strong logic for weak memory: Reasoning about release-acquire consistency in Iris.** J.-O. Kaiser, H.-H. Dang, D. Dreyer, O. Lahav, V. Vafeiadis. ECOOP 2017: 17:1-17:29