

Relaxed program logics


Ori Lahav Viktor Vafeiadis

1 September 2017

Overview

Relaxed program logics

- ▶ RSL, FSL, GPS, ...
- ▶ Reason about a strengthening of C11.
- ▶ Encodes common synchronisation patterns.
- ▶ Useful for explaining the weak memory model.



Reminder: Separation logic

Key concept of *ownership* :

- ▶ Resourceful reading of Hoare triples.

$$\{P\} \ C \ \{Q\}$$

- ▶ To access a non-atomic location, you must own it:

$$\begin{array}{ll}\{ \text{emp} \} \ a := \text{alloc} \ \{ a \mapsto _ \} \\ \{ x \mapsto v \} \ a := x_{\text{na}} \quad \{ x \mapsto v \wedge a = v \} \\ \{ x \mapsto v \} \ x_{\text{na}} := v' \quad \{ x \mapsto v' \}\end{array}$$

- ▶ Disjoint parallelism:

$$\frac{\{P_1\} \ C_1 \ \{Q_1\} \quad \{P_2\} \ C_2 \ \{Q_2\}}{\{P_1 * P_2\} \ C_1 \| C_2 \ \{Q_1 * Q_2\}}$$

Relaxed separation logic

Ownership transfer by release/acquire synchronizations.

- ▶ Initially, pick location invariant \mathcal{Q} .

$$x \mapsto v * \mathcal{Q}(v) \Rightarrow \mathbf{W}_{\mathcal{Q}}(x) * \mathbf{R}_{\mathcal{Q}}(x)$$

- ▶ Release write \rightsquigarrow give away permissions.

$$\{\mathbf{W}_{\mathcal{Q}}(x) * \mathcal{Q}(v)\} \ x_{\text{rel}} := v \ \{\mathbf{W}_{\mathcal{Q}}(x)\}$$

- ▶ Acquire read \rightsquigarrow gain permissions.

$$\{\mathbf{R}_{\mathcal{Q}}(x)\} \ a := x_{\text{acq}} \ \{\mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(x) * \mathcal{Q}(a)\}$$

where $\mathcal{Q}[a:=\text{emp}] \triangleq \lambda v. \text{ if } v = a \text{ then emp else } \mathcal{Q}(v)$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\{x \mapsto 0 * y \mapsto 0\}$$

$x_{\text{na}} := 5;$

$y_{\text{rel}} := 1;$

$a := y_{\text{acq}}$

if $a \neq 0$ **then** $b := x_{\text{na}}$

$$\{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\left\{ \begin{array}{l} x \mapsto 0 * y \mapsto 0 \\ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \end{array} \right\}}{\left\{ \begin{array}{l} x_{\text{na}} := 5; \\ y_{\text{rel}} := 1; \\ a := y_{\text{acq}} \\ \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ a = 0 \vee b = 5 \end{array} \right\}}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \\ y_{\text{rel}} := 1; \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \end{array}}{\{a = 0 \vee b = 5\}}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \quad \left| \quad \{ \mathbf{R}_{\mathcal{Q}}(y) \} \right. \\ x_{\text{na}} := 5; \quad \left| \quad a := y_{\text{acq}} \right. \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \quad \left| \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \right. \\ \end{array}}{\{a = 0 \vee b = 5\}}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \quad \left| \quad \{ \mathbf{R}_{\mathcal{Q}}(y) \} \\ x_{\text{na}} := 5; \quad \quad \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \\ \{\mathbf{W}_{\mathcal{Q}}(y)\} \end{array}}{\left| \quad \quad \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \right.} \\ \{a = 0 \vee b = 5\}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\frac{\begin{array}{c} \{x \mapsto 0 * y \mapsto 0\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y)\} \\ \{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\} \parallel \{\mathbf{R}_{\mathcal{Q}}(y)\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\} \\ y_{\text{rel}} := 1; \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \{\mathbf{W}_{\mathcal{Q}}(y)\} \\ \{\top\} \end{array}}{\{a = 0 \vee b = 5\}}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \left\{ x \mapsto 0 * y \mapsto 0 \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \left\{ x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y) \right\} \\ y_{\text{rel}} := 1; \\ \left\{ \mathbf{W}_{\mathcal{Q}}(y) \right\} \\ \left\{ \top \right\} \\ \left\{ a = 0 \vee b = 5 \right\} \end{array}$$

if $a \neq 0$ **then** $b := x_{\text{na}}$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \left\{ x \mapsto 0 * y \mapsto 0 \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \left\{ x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y) \right\} \\ y_{\text{rel}} := 1; \quad \left\{ a = 0 \vee x \mapsto 5 \right\} \\ \left\{ \mathbf{W}_{\mathcal{Q}}(y) \right\} \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \left\{ \top \right\} \\ \left\{ a = 0 \vee b = 5 \right\} \end{array}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \left\{ x \mapsto 0 * y \mapsto 0 \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \left\{ x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y) \right\} \\ y_{\text{rel}} := 1; \quad \left\{ a = 0 \vee x \mapsto 5 \right\} \\ \left\{ \mathbf{W}_{\mathcal{Q}}(y) \right\} \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \left\{ \top \right\} \quad \left\{ a = 0 \vee (x \mapsto 5 \wedge b = 5) \right\} \\ \left\{ a = 0 \vee b = 5 \right\} \end{array}$$

Release-acquire synchronization: message passing

Let $\mathcal{Q}(v) \triangleq (v = 0 \vee x \mapsto 5)$.

$$\begin{array}{c} \left\{ x \mapsto 0 * y \mapsto 0 \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) * \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ \left\{ x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ \mathbf{R}_{\mathcal{Q}}(y) \right\} \\ x_{\text{na}} := 5; \quad a := y_{\text{acq}} \\ \left\{ x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y) \right\} \parallel \left\{ (a = 0 \vee x \mapsto 5) * \mathbf{R}_{\mathcal{Q}[a:=\text{emp}]}(y) \right\} \\ y_{\text{rel}} := 1; \quad \left\{ a = 0 \vee x \mapsto 5 \right\} \\ \left\{ \mathbf{W}_{\mathcal{Q}}(y) \right\} \quad \text{if } a \neq 0 \text{ then } b := x_{\text{na}} \\ \left\{ \top \right\} \quad \left\{ a = 0 \vee (x \mapsto 5 \wedge b = 5) \right\} \\ \left\{ a = 0 \vee b = 5 \right\} \end{array}$$

Ownership transfer works!

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{R_Q(x)\} \quad a := x_{rlx} \quad \{R_Q(x) \wedge (Q(a) \not\equiv \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{W_Q(x)\} \quad x_{rlx} := v \quad \{W_Q(x)\}}$$

Relaxed accesses

Basically, disallow ownership transfer.

- ▶ Relaxed reads:

$$\{R_Q(x)\} \quad a := x_{rlx} \quad \{R_Q(x) \wedge (Q(a) \not\equiv \text{false})\}$$

- ▶ Relaxed writes:

$$\frac{Q(v) = \text{emp}}{\{W_Q(x)\} \quad x_{rlx} := v \quad \{W_Q(x)\}}$$

Unsound because of dependency cycles!

Soundness statement

Definition (Memory safety)

An execution G is *memory safe* if every access in G “happens after” the allocation of the accessed location.

Definition (Data race)

G *has a data race* if there exist two hb-unrelated accesses in G to the same location such that

- (a) at least one access is non-atomic, and
- (b) at least one access is a write.

Theorem (Adequacy)

If $\{\text{true}\} \text{ Prg } \{\text{true}\}$, then all consistent executions of Prg are memory safe and have no data races.

Three technical challenges

Assertions in heaps

- ▶ Store syntactic assertions (modulo *-ACI)

No (global) notions of state and time

- ▶ Define a *logical* local notion of state
- ▶ Annotate `hb` edges with logical state


Declarative semantics

- ▶ Induct over max `hb`-path distance from top


Local annotation validity

For node n roughly, $\sum_{e \in In(n)} hmap(e) + \text{effect}(n) \approx \sum_{e \in Out(n)} hmap(e)$

Release writes:



Acquire reads:



Independent heap compatibility

Definition (Pairwise independence)

A set \mathcal{T} of edges is *pairwise independent* in a graph G iff
 $\forall (a, a'), (b, b') \in \mathcal{T}, (a', b) \notin G.\text{hb}^*$

Lemma (Independent heap compatibility)

If $hmap$ is a locally valid annotation of execution graph G and $\mathcal{T} \subseteq G.\text{hb}$ is pairwise independent in G , then $\bigoplus_{x \in \mathcal{T}} hmap(x)$ is defined.

Soundness

Configuration safety: A valid annotation can be extended for n further events.

Lemma (RSL triple \Rightarrow annotation validity)

Let $\{\text{true}\} c \{\text{true}\}$. Then, every consistent execution graph $G \in \llbracket c \rrbracket$ has a valid annotation.

Theorem (Race-Freedom)

If $\{\text{true}\} c \{\text{true}\}$, $\forall G \in \llbracket c \rrbracket$, G is race-free.

Fenced separation logic

Incorrect message passing

Initially $x = y = 0$.

$x_{\text{na}} := 5;$


$y_{\text{rlx}} := 1$

repeat

$a := y_{\text{rlx}}$

until $a \neq 0$;


$b := x_{\text{na}}$



Message passing with C11 memory fences

Initially $x = y = 0$.

$x_{\text{na}} := 5;$ fence(rel); $y_{\text{rlx}} := 1$	repeat $a := y_{\text{rlx}}$ until $a \neq 0$; fence(acq); $b := x_{\text{na}}$
--	---



Introduce two ‘modalities’ in the logic:

- ▶ ΔP : state ready to be transferred away.
- ▶ ∇P : state that will be acquired after a **fence(acq)**.

Proof rules:

$$\{P\} \text{ fence(rel)} \{\Delta P\}$$

$$\{\mathbf{W}_{\mathcal{Q}}(x) * \Delta \mathcal{Q}(v)\} \quad x_{\mathbf{rlx}} := v \quad \{\mathbf{W}_{\mathcal{Q}}(x)\}$$

$$\{\mathbf{R}_{\mathcal{Q}}(x)\} \quad t := x_{\mathbf{rlx}} \quad \{\mathbf{R}_{\mathcal{Q}[t:=\mathbf{emp}]}(x) * \nabla \mathcal{Q}(t)\}$$

$$\{\nabla P\} \text{ fence(acq)} \{P\}$$

Message passing with C11 memory fences

Let $\mathcal{Q}(v) \triangleq v = 0 \vee x \mapsto 5$.

	$\{x \mapsto 0 * y \mapsto 0\}$	
$\{x \mapsto 0 * \mathbf{W}_{\mathcal{Q}}(y)\}$	$\{\mathbf{R}_{\mathcal{Q}}(y)\}$	$a := y_{\text{rlx}}$
$x_{\text{na}} := 5;$		$\{\nabla(a = 0 \vee x \mapsto 5)\}$
$\{x \mapsto 5 * \mathbf{W}_{\mathcal{Q}}(y)\}$		if $a \neq 0$ then
fence(rel);		$\{\nabla(x \mapsto 5)\}$
$\{\Delta(x \mapsto 5) * \mathbf{W}_{\mathcal{Q}}(y)\}$		fence(acq);
$y_{\text{rlx}} := 1$	$\{x \mapsto 5\}$	$b := x_{\text{na}}$
$\{\mathbf{W}_{\mathcal{Q}}(y)\}$		$\{x \mapsto 5 \wedge b = 5\}$
		$\{a = 0 \vee (x \mapsto 5 \wedge b = 5)\}$
		$\{a = 0 \vee b = 5\}$

GPS

Three key features:

- ▶ Location **protocols**
- ▶ Ghost state/tokens 
- ▶ Escrows for ownership transfer


Example (Racy message passing)

Initially, $x = y = 0$.

$$\begin{array}{c} x_{\text{rlx}} := 1; \quad \| \quad x_{\text{rlx}} := 1; \quad \| \quad a := y_{\text{acq}}; \\ y_{\text{rel}} := 1 \quad \| \quad y_{\text{rel}} := 1 \quad \| \quad b := x_{\text{rlx}} \end{array}$$

Cannot get $a = 1 \wedge b = 0$.

Racy message passing in GPS



Acquire reads gain knowledge, not ownership.

$$\left\{ \begin{array}{l} \{x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C}\} \\ x_{rlx} := 1; \end{array} \right. \quad \left\| \quad \left\{ \begin{array}{l} \{x.st \geq \mathbf{A} \wedge y.st \geq \mathbf{C}\} \\ a := y_{acq}; \end{array} \right. \right. \\ \left. \left\{ \begin{array}{l} \{x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{C}\} \\ y_{rel} := 1 \end{array} \right. \right. \quad \left. \left\| \quad \left\{ \begin{array}{l} \{a = 0 \wedge x.st \geq \mathbf{A}\} \\ \vee a = 1 \wedge x.st \geq \mathbf{B} \end{array} \right. \right. \right. \\ \left. \left\{ \begin{array}{l} \{x.st \geq \mathbf{B} \wedge y.st \geq \mathbf{D}\} \\ b := x_{rlx}; \end{array} \right. \right. \quad \left. \left\| \quad \left\{ \begin{array}{l} \{a = 0 \vee (a = 1 \wedge b = 1)\} \end{array} \right. \right. \right.$$

GPS ghosts and escrows

To gain ownership, we use ghost state & escrows.

$$\frac{P * P \Rightarrow \text{false}}{Q \Rightarrow \mathbf{Esc}(P, Q)} \qquad \frac{}{\mathbf{Esc}(P, Q) * P \Rightarrow Q}$$

Example (Message passing using escrows)

Invariant for x : $x = 0 \vee \mathbf{Esc}(K, \&a \mapsto 7)$.

$\{\&a \mapsto 0\}$	$\{K\}$
$a = 7;$	if ($x.\text{load}(\text{acq}) \neq 0$)
$\{\&a \mapsto 7\}$	$\{K * \mathbf{Esc}(K, \&a \mapsto 7)\}$
$\{\mathbf{Esc}(K, \&a \mapsto 7)\}$	$\{\&a \mapsto 7\}$
$x.\text{store}(1, \text{rel});$	print (a);

Challenge #1. Reasoning about SC atomics

SC fences

- ▶ An SC fence is roughly a release/acquire fence and a RMW to a distinguished location.

$$\frac{J * P * P' \Rightarrow J * Q * Q'}{J \vdash \{P * \nabla P'\} \text{ fence(sc)} \{Q * \Delta Q'\}}$$

SC accesses

- ▶ Program logics for SC \rightsquigarrow multilocation invariants.
- ▶ What if SC and non-SC atomics are mixed?
(C11 got the semantics wrong; see [PLDI'17].)
- ▶ Lack of useful programs to verify.


Challenge #2. Soundness under weaker memory models

- ▶ Soundness proofs require $\text{po} \cup \text{rf}$ acyclicity, which disallows the weak behaviour of LB.
- ▶ Even the logic is too strong.

Load buffering (LB)

Initially, $x = y = 0$

$a := y; \textcolor{teal}{//1} \parallel b := x; \textcolor{teal}{//1}$
 $x := 1 \qquad \qquad \parallel \qquad y := 1$



Towards a solution

- ▶ Promising semantics [Kang et al., POPL'17]
- ▶ iGPS [Kaiser et al., ECOOP'17]

Further reading

- ▶ Relaxed separation logic: A program logic for C11 concurrency. V. Vafeiadis, C. Narayan. OOPSLA 2013: 867-884
- ▶ GPS: Navigating weak memory with ghosts, protocols, and separation. A. Turon, V. Vafeiadis, Derek Dreyer. OOPSLA 2014: 691-707
- ▶ A program logic for C11 memory fences. M. Doko, V. Vafeiadis. VMCAI 2016: 413-430
- ▶ Tackling real-life relaxed concurrency with FSL++. M. Doko, V. Vafeiadis. ESOP 2017: 448-475
- ▶ Strong logic for weak memory: Reasoning about release-acquire consistency in Iris. J.-O. Kaiser, H.-H. Dang, D. Dreyer, O. Lahav, V. Vafeiadis. ECOOP 2017: 17:1-17:29