
The out-of-thin-air problem and a promising solution

Ori Lahav Viktor Vafeiadis


31 August 2017

What is the right semantics for a concurrent programming language?

Programming language concurrency semantics



Programming language concurrency semantics



WMM desiderata

- 1. Mathematically sane (e.g., monotone)
- Not too strong (good for hardware)
- Not too weak (allows reasoning)
- 4. Admits optimizations (good for compilers)
- 5. No undefined behavior

- ▶ Initially, x = y = 0.
- All accesses are "relaxed".

Load-buffering
$$a := x; \quad /\!\!/ 1 \quad \| \quad x := y;$$

$$y := 1; \quad \| \quad x := y;$$


This behavior must be allowed:

Power/ARM allow it

- ▶ Initially, x = y = 0.
- ► All accesses are "relaxed".

Load-buffering $a:=x; \quad /\!\!/ 1 \quad \Big\| \quad x:=y; \ y:=1;$

This behavior must be allowed: Power/ARM allow it



Load-buffering + data dependency


$$a := x; //1 y := a;$$
 $x := y;$

The behavior should be forbidden: **Values appear out-of-thin-air!**

Load-buffering + data dependency

$$a := x; //1 y := a; || x := y;$$

The behavior should be forbidden: **Values appear out-of-thin-air!**



Same execution as before! C11 allows these behaviors

Load-buffering + data dependency

$$a := x; //1 y := a; //1 x := y;$$


The behavior should be forbidden: **Values appear out-of-thin-air!**

Load-buffering + control dependencies

$$a := x; //1$$

if $(a = 1)$
 $y := 1$ if $(y = 1)$
 $x := 1$

The behavior should be forbidden: **DRF guarantee is broken!**



Same execution as before! C11 allows these behaviors

The hardware solution


Keep track of syntactic dependencies, and forbid "dependency cycles".

Load-buffering + data dependency

$$a := x; //1$$

 $y := a;$

$$x := y$$



The hardware solution

Keep track of syntactic dependencies, and forbid "dependency cycles".


Load-buffering + data dependency

$$x := y;$$

Load-buffering + fake dependency

$$a := x; //1$$

 $y := a + 1 - a;$ $x := y;$



This approach is not suitable for a programming language: Compilers do not preserve syntactic dependencies.

A "promising" semantics for relaxed-memory concurrency

We will now describe a model that satisfies all these goals, and covers nearly all features of C11.

- DRF guarantees
- ▶ No "out-of-thin-air" values
- Avoid "undefined behavior"

- Efficient implementation on modern hardware
- Compiler optimizations

Key idea: Start with an operational interleaving semantics, but allow threads to **promise** to write in the future

Store buffering x = y = 0 x := 1; a := y; #0 b := x; #0

Memory $\langle x:0@0\rangle$ $\langle y:0@0\rangle$

$$\frac{T_1\text{'s view}}{\begin{array}{cc} x & y \\ \hline 0 & 0 \end{array}$$

$$\frac{T_2\text{'s view}}{\frac{x}{0}}$$

▶ Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩

► Each thread maintains a *thread-local view* recording the last observed timestamp for every location

Memory $\langle x:0@0\rangle$ $\langle y:0@0\rangle$ $\langle x:1@1\rangle$


$$\begin{array}{c|c} T_1 \text{'s view} \\ \hline x & y \\ \hline & 0 \\ 1 \end{array}$$

$$T_2$$
's view $\frac{x}{0}$ $\frac{y}{0}$

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩

 Each thread maintains a thread-local view recording the last observed timestamp for every location



Memory ⟨x:0@0⟩ ⟨y:0@0⟩ ⟨x:1@1⟩ ⟨y:1@1⟩


$$T_1$$
's view
$$\begin{array}{cc}
x & y \\
\hline
 & 0 \\
1
\end{array}$$

$$T_2$$
's view $\frac{x}{0}$ $\frac{y}{1}$

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩

► Each thread maintains a *thread-local view* recording the last observed timestamp for every location



Memory \(\times : 0@0 \) \(\times : 0@0 \) \(\times : 0@1 \) \(\times : 1@1 \) \(\times : 1@1 \)


$$T_1$$
's view
$$\begin{array}{cc}
x & y \\
\hline
 & 0 \\
1
\end{array}$$

$$T_2$$
's view
$$\begin{array}{c|c} X & y \\ \hline 0 & X \\ \hline & 1 \end{array}$$

Global memory is a pool of messages of the form

⟨location : value @ timestamp⟩

 Each thread maintains a thread-local view recording the last observed timestamp for every location



Memory $\langle x:0@0\rangle$ $\langle y:0@0\rangle$

$$T_1$$
's view
$$\begin{array}{cc} x & y \\ \hline & 0 \\ 1 \end{array}$$

$$T_2$$
's view
$$\begin{array}{c|c} X & y \\ \hline 0 & X \\ \hline & 1 \end{array}$$

Global memory is a pool of messages of the form

(location : value @ timestamp)

Each thread maintains a thread-local view recording the last observed timestamp for every location

Store buffering x = y = 0

$$T_1$$
's view
$$\begin{array}{cc} x & y \\ \hline & 0 \\ 1 \end{array}$$

$$\begin{array}{c|c}
T_2's \text{ view} \\
\hline
x & y \\
\hline
0 & X \\
1
\end{array}$$

Coherence test

$$x = 0$$

 $x := 1;$ $x := 2;$
 $a := x;$ $/\!\!/ 2$ $b := x;$ $/\!\!/ 1$

Store buffering

Memory

$$\langle x:0@0\rangle$$

 $\langle y:0@0\rangle$
 $\langle x:1@1\rangle$
 $\langle y:1@1\rangle$

$$T_1$$
's view

$$T_2$$
's view
$$\begin{array}{c|c} x & y \\ \hline 0 & X \\ 1 \end{array}$$

Coherence test

$$x = 0$$
 $x = 1;$
 $a := x; // 2$
 $x := 2;$
 $b := x; // 1$

Memory $\langle x:0@0\rangle$

$$T_1$$
's view $\frac{x}{0}$

$$\frac{T_2'\text{s view}}{\frac{x}{0}}$$

Store buffering

Memory

$$\langle x:0@0\rangle$$

 $\langle y:0@0\rangle$
 $\langle x:1@1\rangle$
 $\langle v:1@1\rangle$

$$T_1$$
's view

$$T_2$$
's view
$$\begin{array}{c|c} X & y \\ \hline 0 & X \\ \hline & 1 \end{array}$$

Coherence test

$$x = 0$$

 $x := 1;$ $\blacktriangleright x := 2;$
 $b := x; // 2$ $b := x; // 1$

Memory $\langle x:0@0\rangle$

$$\langle x:0@0\rangle$$

 $\langle x:1@1\rangle$

$$T_1$$
's view $\frac{x}{x}$

$$\frac{T_2$$
's view $\frac{x}{0}$

Store buffering

$$x = y = 0$$

 $x := 1;$ $y := 1;$ $b := x;$ #0

Memory

$$\langle x:0@0\rangle$$

 $\langle y:0@0\rangle$
 $\langle x:1@1\rangle$
 $\langle y:1@1\rangle$

$$T_1$$
's view

$$T_2$$
's view
$$\begin{array}{c|c} x & y \\ \hline 0 & X \\ 1 \end{array}$$

Coherence test

$$x = 0$$

 $x := 1;$ $x := 2;$
 $a := x;$ $/\!\!/ 2$ $b := x;$ $/\!\!/ 1$

Memory

$$\langle x:0@0\rangle$$

 $\langle x:1@1\rangle$
 $\langle x:2@2\rangle$

$$T_1$$
's view

$$T_2$$
's view

Store buffering

$$x = y = 0$$

 $x := 1;$ $y := 1;$ $b := x;$ #0

Memory

$$\langle x:0@0\rangle$$

 $\langle y:0@0\rangle$
 $\langle x:1@1\rangle$
 $\langle y:1@1\rangle$

$$T_1$$
's view

$$T_2$$
's view
$$\begin{array}{c|c} x & y \\ \hline 0 & X \\ 1 \end{array}$$

Coherence test

$$x = 0$$

 $x := 1;$ $x := 2;$
 $a := x;$ $/\!\!/ 2$ $\blacktriangleright b := x;$ $/\!\!/ 1$

Memory

$$\langle x:0@0\rangle$$

 $\langle x:1@1\rangle$
 $\langle x:2@2\rangle$

$$T_1$$
's view

_	
X	
X	
X	
2	

$$T_2$$
's view

Store buffering

$$x = y = 0$$

 $x := 1;$ $y := 1;$ $b := x;$ #0

Memory

$$\langle x:0@0\rangle$$

 $\langle y:0@0\rangle$
 $\langle x:1@1\rangle$
 $\langle y:1@1\rangle$

$$T_1$$
's view

$$T_2$$
's view
$$\begin{array}{c|c} x & y \\ \hline 0 & X \\ 1 \end{array}$$

Coherence test

$$x = 0$$

 $x := 1;$ $x := 2;$ $x :=$

Memory

$$\langle x:0@0\rangle$$

 $\langle x:1@1\rangle$
 $\langle x:2@2\rangle$

$$T_1$$
's view $\frac{x}{X}$

$$T_2$$
's view

Load-buffering $\begin{aligned} x &= y = 0 \\ a &:= x; \quad /\!\!/ 1 \\ y &:= 1; \end{aligned} \qquad x := y;$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.





$$T_1's view$$

$$\frac{x \quad y}{0 \quad 0}$$

$$\begin{array}{ccc}
T_2's & view \\
x & y \\
\hline
0 & 0
\end{array}$$

- ➤ To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.





$$\begin{array}{cc} T_1 \text{'s view} \\ \frac{x & y}{0 & 0} \end{array}$$

$$\begin{array}{c|c}
T_2's \text{ view} \\
\hline
x & y \\
\hline
0 & 0
\end{array}$$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.






$$\frac{T_1's \text{ view}}{\frac{x}{0} + \frac{y}{0}}$$

$$\begin{array}{c|c} T_2 \text{'s view} \\ \hline x & y \\ \hline 0 & \chi \\ \hline & 1 \end{array}$$

- ➤ To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.






$$\begin{array}{ccc} T_1 \text{'s view} \\ \hline x & y \\ \hline 0 & 0 \end{array}$$

$$T_2$$
's view $\frac{x \quad y}{x \quad x}$

- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.





Memory $\langle x:0@0\rangle$ $\langle y:0@0\rangle$ $\langle y:1@1\rangle$ $\langle x:1@1\rangle$

$$T_1$$
's view
$$\begin{array}{c|c} x & y \\ \hline & 0 \\ 1 \end{array}$$

$$T_2$$
's view $\frac{x}{x}$ $\frac{y}{x}$ $\frac{y}{x}$ $\frac{y}{x}$ $\frac{y}{x}$

- ➤ To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.





$$T_1$$
's view $\frac{x \quad y}{x \quad x}$



- ► To model load-store reordering, we allow "promises".
- At any point, a thread may promise to write a message in the future, allowing other threads to read from the promised message.

Load-buffering

$$\begin{vmatrix}
x = y = 0 \\
a := x; & //1 \\
y := 1;
\end{vmatrix}$$

$$x := y;$$

Memory

 $\langle x:0@0\rangle$ $\langle y:0@0\rangle$

 $\langle y: 1@1 \rangle$ $\langle x: 1@1 \rangle$ T_1 's view

 T_2 's view

x y X X 1 1

Load-buffering + dependency

$$a := x; //1 y := a;$$
 $x := y;$

Must not admit the same execution!

Load-buffering

$$x = y = 0$$

$$a := x; //1$$

$$y := 1;$$

$$x := y;$$

Load-buffering + dependency

Key Idea

A thread can only promise if it can perform the write anyway (even without having made the promise)

Certified promises

Thread-local certification

A thread can promise to write a message, if it can *thread-locally certify* that its promise will be fulfilled.

Certified promises

Thread-local certification

A thread can promise to write a message, if it can *thread-locally certify* that its promise will be fulfilled.

Load-buffering

$$a := x; \ // 1 \ y := 1;$$
 $x := y;$

Load buff. + fake dependency

$$a := x; //1$$

 $y := a + 1 - a;$ $x := y;$

 T_1 may promise y = 1, since it is able to write y = 1 by itself.

Load buffering + dependency

$$a := x; //1 y := a;$$
 $x := y;$

 T_1 may **NOT** promise y = 1, since it is not able to write y = 1 by itself.

Quick quiz #1

Is this behavior possible?

$$a := x; //1$$

 $x := 1;$

Is this behavior possible?

$$a := x; //1$$

 $x := 1;$

No.

Suppose the thread promises x = 1. Then, once a := x reads 1, the thread view is increased and so the promise cannot be fulfilled.

Is this behavior possible?

Is this behavior possible?

$$a := x; \ //1 \ | \ y := x; \ | \ x := y;$$

Yes. And the ARM-Flowing model allows it!

Is this behavior possible?

$$a := x; \ //1 \ x := 1; \ y := x; \ x := y;$$

Yes. And the ARM-Flowing model allows it!

This behavior can be also explained by sequentialization:

$$a := x;$$
 $//1$ $|| y := x;$ $|| x := y;$ \Rightarrow $x := 1;$ $y := x;$ $|| x := y;$

But, note that sequentialization is generally unsound in our model:

The full model

- ► Atomic updates (e.g., CAS, fetch-and-add)
- ► Release/acquire fences and accesses
- Release sequences
- ► SC fences (no SC accesses)
- ▶ Plain accesses (C11's non-atomics & Java's normal accesses)

To achieve all of this we enrich our timestamps, messages, and thread views.

Message-passing $\begin{array}{c|c} x=y=0 \\ x:=1; & \text{$a:=y_{acq};$ $\#1$} \\ y:=_{rel}1; & \text{$b:=x;$ $\#1$} \end{array}$

Message-passing

$$x := 1;$$

$$y :=_{\mathsf{rel}} 1;$$

$$x = y = 0$$
 $x := 1;$
 $y :=_{rel} 1;$
 $x = y = 0$
 $a := y_{acq}; // 1$
 $b := x; // 1$

Memory

$$\langle x:0@0 \rangle$$

$$\langle y:0@0\rangle$$

$$\frac{T_1\text{'s view}}{\begin{array}{cc} x & y \\ \hline 0 & 0 \end{array}$$

$$\begin{array}{ccc} T_2 \text{'s view} \\ \hline x & y \\ \hline 0 & 0 \end{array}$$

Message-passing

$$x = y = 0$$

 $x := 1;$ $\blacktriangleright a := y_{acq}; //1$
 $b := x; //1$

Memory

 $\langle x:0@0\rangle$

 $\langle y:0@0\rangle$

 $\langle x:1@1\rangle$

T_1 's view

$$\frac{x \quad y}{0 \quad 0}$$

Message-passing $\begin{array}{c} x=y=0 \\ x:=1; \\ y:=_{\mathsf{rel}}1; \\ \blacktriangleright \end{array} = \begin{array}{c} x=y=0 \\ b:=x; \ \#1 \end{array}$

$$T_2$$
's view $\frac{x}{0}$ $\frac{y}{0}$

Message-passing $\begin{array}{c} x=y=0 \\ x:=1; \\ y:=_{\textbf{rel}}1; \\ & \blacktriangleright b:=x; \ \ /\!\!/ 1 \end{array}$



$$T_1$$
's view $\frac{x \quad y}{x \quad x}$

$$\begin{array}{c|c}
T_2's \text{ view} \\
\hline
x & y \\
\hline
x & x
\end{array}$$

Message-passing
$$\begin{array}{c} x=y=0 \\ x:=1; \\ y:=_{\textbf{rel}}1; \\ & b:=x; \ \ \#1 \end{array}$$



$$T_1$$
's view
$$\begin{array}{c|c} x & y \\ \hline & \chi & \chi \\ \hline & \chi & \chi \\ & 1 & 1 \end{array}$$

$$\begin{array}{c|c} T_2\text{'s view} \\ \hline x & y \\ \hline x & x \\ \hline 1 & 1 \\ \end{array}$$

Certification is needed at every step

Key lemma for DRF

Races only on RA under promise-free semantics ⇒ only promise-free behaviors

```
w :=_{\mathsf{rel}} 1; \quad \begin{aligned} & \text{if } w_{\mathsf{acq}} = 1 \text{ then} \\ & z := 1; \\ & \text{else} \\ & y :=_{\mathsf{rel}} 1; \\ & a := x; \quad /\!\!/ 1 \\ & \text{if } a = 1 \text{ then} \\ & z := 1; \end{aligned} \qquad \qquad \mathsf{if} \ y_{\mathsf{acq}} = 1 \text{ then} \\ & \mathsf{if} \ z = 1 \text{ then} \\ & x := 1; \end{aligned}
```

Invariant-based program logic

Theorem (Invariant-Based Program Logic)

Fix a global invariant J. Hoare logic where all assertions are of the form $P \wedge J$, where P mentions only local variables, is sound.

Useful for proving absence of OOTA.

Load-buffering + data dependency $\begin{aligned} x &= y = 0 \\ \{J\} \\ a &:= x; \\ \{J \land (a = 0)\} \\ y &:= a; \\ \{J\} \end{aligned} \qquad \begin{cases} J \\ x &:= y; \\ J \triangleq (x = 0) \land (y = 0) \end{aligned}$